Analog CMOS Approximate Identity Neural Network with stochastic learning and multilevel weight storage

被引:0
|
作者
Univ of Ancona, Ancona, Italy [1 ]
机构
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] An analog CMOS approximate identity neural network with stochastic learning and multilevel weight storage
    Conti, M
    Crippa, P
    Guaitini, G
    Orcioni, S
    Turchetti, C
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (07) : 1344 - 1357
  • [2] A CMOS analog neuro-chip with stochastic learning and multilevel weight storage
    Conti, M
    Guaitini, G
    Turchetti, C
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1844 - 1847
  • [3] Analog CMOS implementation of approximate identity neural networks
    Univ of Ancona, Ancona, Italy
    IEICE Trans Fund Electron Commun Comput Sci, 2 (427-432):
  • [5] ELECTRONIC IMPLEMENTATION OF AN ANALOG ATTRACTOR NEURAL-NETWORK WITH STOCHASTIC LEARNING
    BADONI, D
    BERTAZZONI, S
    BUGLIONI, S
    SALINA, G
    AMIT, DJ
    FUSI, S
    NETWORK-COMPUTATION IN NEURAL SYSTEMS, 1995, 6 (02) : 125 - 157
  • [6] On the approximation of stochastic processes by approximate identity neural networks
    Turchetti, C
    Conti, M
    Crippa, P
    Orcioni, S
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1998, 9 (06): : 1069 - 1085
  • [7] Experimental validation of an analog spiking neural network with STDP learning rule in CMOS technology
    Polidori, Elisabetta
    Camisa, Giovanni
    Mesri, Alireza
    Ferrari, Giorgio
    Polidori, Cristina
    Mastella, Michele
    Prati, Enrico
    2022 IEEE INTERNATIONAL CONFERENCE ON METROLOGY FOR EXTENDED REALITY, ARTIFICIAL INTELLIGENCE AND NEURAL ENGINEERING (METROXRAINE), 2022, : 187 - 192
  • [8] Neural network learning as approximate optimization
    Kurková, V
    Sanguineti, M
    ARTIFICIAL NEURAL NETS AND GENETIC ALGORITHMS, PROCEEDINGS, 2003, : 53 - 57
  • [9] Analysis of analog neural network model with CMOS multipliers
    Docheva, Liliana
    Bekiarski, Alexander
    Dochev, Ivo
    RADIOENGINEERING, 2007, 16 (03) : 103 - 107
  • [10] The multi-chip design of analog CMOS expandable modified Hamming neural network with on-chip learning and storage for pattern classification
    Lan, JF
    Wu, CY
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 565 - 568