共 50 条
- [2] A CMOS analog neuro-chip with stochastic learning and multilevel weight storage ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1844 - 1847
- [3] Analog CMOS implementation of approximate identity neural networks IEICE Trans Fund Electron Commun Comput Sci, 2 (427-432):
- [6] On the approximation of stochastic processes by approximate identity neural networks IEEE TRANSACTIONS ON NEURAL NETWORKS, 1998, 9 (06): : 1069 - 1085
- [7] Experimental validation of an analog spiking neural network with STDP learning rule in CMOS technology 2022 IEEE INTERNATIONAL CONFERENCE ON METROLOGY FOR EXTENDED REALITY, ARTIFICIAL INTELLIGENCE AND NEURAL ENGINEERING (METROXRAINE), 2022, : 187 - 192
- [8] Neural network learning as approximate optimization ARTIFICIAL NEURAL NETS AND GENETIC ALGORITHMS, PROCEEDINGS, 2003, : 53 - 57
- [10] The multi-chip design of analog CMOS expandable modified Hamming neural network with on-chip learning and storage for pattern classification ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 565 - 568