Effect of back-gate bias on tunneling leakage in a gated p+-n diode

被引:0
|
作者
Chen, Ming-Jer [1 ]
机构
[1] Inst of Electron, Nat Chiao-Tung, Univ, Hsin-Chu, Taiwan, China
来源
Electron device letters | 1991年 / 12卷 / 05期
关键词
Semiconductor Materials - Electric Properties;
D O I
暂无
中图分类号
学科分类号
摘要
The author describes observations of a thin-oxide gate-controlled p+-n diode in which tunneling leakage current characteristics were seen to have both dependent and independent components due to the substrate bias voltage. Previously proposed models for leakage current do not account for this observation. It is argued that this observation can be reasonably explained by the nature of the modulation of the surface space-charge region over the heavily dope p+ region as well as over the n-type substrate.
引用
收藏
页码:249 / 251
相关论文
共 50 条
  • [41] Back-gate forward bias method for low-voltage CMOS digital circuits
    Chen, MJ
    Ho, JS
    Huang, TH
    Yang, CH
    Jou, YN
    Wu, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 904 - 910
  • [42] Analysis of the Back-Gate Effect in Normally OFF p-GaN Gate High-Electron Mobility Transistor
    Chiu, Hsien-Chin
    Peng, Li-Yi
    Yang, Chih-Wei
    Wang, Hsiang-Chun
    Hsin, Yue-Ming
    Chyi, Jen-Inn
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (02) : 507 - 511
  • [43] Dynamic Control of AlGaN/GaN HEMT Characteristics by Implementation of a p-GaN Body-Diode-Based Back-Gate
    Mahaboob, Isra
    Yakimov, Michael
    Hogan, Kasey
    Rocco, Emma
    Tozier, Sean
    Shahedipour-Sandvik, F.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 581 - 588
  • [44] Non-depletion floating layer in SOI LDMOS for enhancing breakdown voltage and eliminating back-gate bias effect
    郑直
    李威
    李平
    Chinese Physics B, 2013, 22 (04) : 471 - 475
  • [45] Non-depletion floating layer in SOI LDMOS for enhancing breakdown voltage and eliminating back-gate bias effect
    Zheng Zhi
    Li Wei
    Li Ping
    CHINESE PHYSICS B, 2013, 22 (04)
  • [46] MODELING OF MECHANISM OF LEAKAGE IN A SHALLOW P+-N JUNCTION FORMED BY PREAMORPHIZATION
    TANAKA, A
    YAMAJI, T
    NISHIKAWA, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1991, 30 (5A): : L775 - L778
  • [47] Hybrid-Precision Synapse Based-on FDSOI FeFETs With Back-Gate Bias Modulation
    Zhang, Miaomiao
    Chou, Lulu
    Zhang, Hongrui
    Qian, Haoji
    Jin, Chengji
    Chen, Bing
    Cheng, Ran
    Liu, Yan
    Bernard, Guillaume
    Loubriat, Sebastien
    Nguyen, Bich-Yen
    Yu, Xiao
    Chen, Jiajia
    Han, Genquan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (06) : 3994 - 3997
  • [48] Effectiveness of using supply voltage as back-gate bias in ground mane SOI MOSFET's
    Kim, CH
    Ananthan, H
    Kim, JJ
    Roy, K
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 69 - 70
  • [49] Eliminating Back-Gate Bias Effects in a Novel SOI High-Voltage Device Structure
    Luo, Xiaorong
    Fu, Daping
    Lei, Lei
    Zhang, Bo
    Li, Zhaoji
    Hu, Shengdong
    Zhang, Zhengyuan
    Feng, Zhicheng
    Yan, Bin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1659 - 1666
  • [50] Investigation on the Effects of Substrate, Back-Gate Bias and Front-Gate Engineering on the Performance of DMTFET-Based Biosensors
    Kanungo, Sayan
    Majumdar, Budhaditya
    Mukhopadhyay, Subhas
    Som, Debapriya
    Chattopadhyay, Sanatan
    Rahaman, Hafizur
    IEEE SENSORS JOURNAL, 2020, 20 (18) : 10405 - 10414