Data value speculation in superscalar processors

被引：0
|
作者：
Universitat Politecnica de Catalunya, Barcelona, Spain [1 ]
机构：
来源：
Microprocessors Microsyst | / 6卷 / 293-301期
关键词：
Number:; EP24942; Acronym:; -; Sponsor:; Number: CYCIT TIC 429/95; MECD; Sponsor: Ministerio de Educación; Cultura y Deporte; 1996FI-03039-APDT; Deusto; Sponsor: Direcció General de Recerca; Generalitat de Catalunya;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] SPATS - Accurate and flexible simulation of superscalar processors
    Loh, KS
    Quek, MK
    Wong, WF
    PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 133 - 143
  • [42] Simplifying instruction issue logic in superscalar processors
    Sato, T
    Arita, I
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 341 - 346
  • [43] Dynamic reallocation of functional units in superscalar processors
    Epalza, M
    Ienne, P
    Mlynek, D
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 185 - 198
  • [44] A scalable register file architecture for superscalar processors
    Wallace, S
    Bagherzadeh, N
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (01) : 49 - 60
  • [45] Modeling and evaluating the scalability of instruction fetching in superscalar processors
    Shakeri, Mojtaba
    Haghighat, Abolfazl Toroghi
    Akbari, Mohammad K.
    International Conference on Information Technology, Proceedings, 2007, : 972 - 972
  • [46] Color-Aware Instructions for Embedded Superscalar Processors
    Kim, Jongmyon
    Wills, Linda M.
    Wills, D. Scott
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 335 - 350
  • [47] Precise Evaluation of the Fault Sensitivity of OOO Superscalar Processors
    Tonetto, Rafael Billig
    Nazar, Gabriel L.
    Schneider Beck, Antonio Carlos
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 613 - 616
  • [48] A transparent transient faults tolerance mechanism for superscalar processors
    Sato, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (12): : 2508 - 2516
  • [49] VLIW across multiple superscalar processors on a single chip
    Kim, SP
    Hoare, RR
    Dietz, HG
    1997 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 1997, : 166 - 175
  • [50] On Testing of Superscalar Processors in Functional Mode for Delay Faults
    Hage, Nihar
    Gulve, Rohini
    Fujita, Masahiro
    Singh, Virendra
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 395 - 400
12345