Data value speculation in superscalar processors

被引：0
|
作者：
Universitat Politecnica de Catalunya, Barcelona, Spain [1 ]
机构：
来源：
Microprocessors Microsyst | / 6卷 / 293-301期
关键词：
Number:; EP24942; Acronym:; -; Sponsor:; Number: CYCIT TIC 429/95; MECD; Sponsor: Ministerio de Educación; Cultura y Deporte; 1996FI-03039-APDT; Deusto; Sponsor: Direcció General de Recerca; Generalitat de Catalunya;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A Comparison of Asymptotically Scalable Superscalar Processors
    B. C. Kuszmaul
    D. S. Henry
    G. H. Loh
    Theory of Computing Systems, 2002, 35 : 129 - 150
  • [22] Accurate invalidation profiling for effective data speculation on EPIC processors
    Wu, YF
    Lee, YF
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2000, : 418 - 425
  • [23] An instruction throughput model of superscalar processors
    Taha, Tarek M.
    Wills, D. Scott
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (03) : 389 - 403
  • [24] A comparison of asymptotically scalable superscalar processors
    Kuszmaul, BC
    Henry, DS
    Loh, GH
    THEORY OF COMPUTING SYSTEMS, 2002, 35 (02) : 129 - 150
  • [25] Incorporating fault tolerance in superscalar processors
    Franklin, M
    3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 301 - 306
  • [26] An instruction throughput model of superscalar processors
    Taha, TM
    Wills, DS
    14TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2003, : 156 - 163
  • [27] Exploring the performance of split data cache schemes on superscalar processors and symmetric multiprocessors
    Sahuquillo, J
    Petit, S
    Pont, A
    Milutinovic, V
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (08) : 451 - 469
  • [28] SENTINEL SCHEDULING FOR VLIW AND SUPERSCALAR PROCESSORS
    MAHLKE, SA
    CHEN, WY
    HWU, WMW
    RAU, BR
    SCHLANSKER, MS
    SIGPLAN NOTICES, 1992, 27 (09): : 238 - 247
  • [29] A mean value analysis multiprocessor model incorporating superscalar processors and latency tolerating techniques
    Albonesi, DH
    Koren, I
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1996, 24 (03) : 235 - 263
  • [30] An approach for implementing efficient superscalar CISC processors
    Hu, Shiliang
    Kim, Ilhyun
    Lipasti, Mikko H.
    Smith, James E.
    TWELFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2006, : 40 - +
12345