PC chip set eases design of cache-based computers

被引：0
|
作者：
机构：
来源：
Bursky, Dave | 1600年 / 38期
关键词：
Cache-Based Computers - PC Chips;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] AN EFFICIENT CACHE-BASED ACCESS ANOMALY DETECTION SCHEME
    MIN, SL
    CHOI, JD
    SIGPLAN NOTICES, 1991, 26 (04): : 235 - 244
  • [42] 2.5-Gbps chip set eases SONET connectivity
    EDN, 1999, 44 (06):
  • [43] SURPASSING THE BANDWIDTH LIMITATIONS OF CACHE-BASED PROCESSING ARCHITECTURES
    Proch, Daniel
    EDN, 2011, 56 (06) : 30 - +
  • [44] A cache-based internet protocol address lookup architecture
    Kasnavi, Soraya
    Berube, Paul
    Gaudet, Vincent
    Amaral, Jose Nelson
    COMPUTER NETWORKS, 2008, 52 (02) : 303 - 326
  • [45] Reducing web latency with hierarchical cache-based prefetching
    Foygel, D
    Strelow, D
    2000 INTERNATIONAL WORKSHOPS ON PARALLEL PROCESSING, PROCEEDINGS, 2000, : 103 - 108
  • [46] 2.5-Gbps chip set eases SONET connectivity
    Schweber, B
    EDN, 1999, 44 (08) : 14 - 14
  • [47] New Cache Designs for Thwarting Software Cache-based Side Channel Attacks
    Wang, Zhenghong
    Lee, Ruby B.
    ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 2007, : 494 - 505
  • [48] Cache-based shortest path query in road network
    Li, X.-H. (lixiaohua@ise.neu.edu.cn), 1600, Northeast University (35):
  • [49] CHIP SET FOR 486 SCRAPS SECONDARY CACHE
    不详
    ELECTRONIC DESIGN, 1992, 40 (04) : 119 - 119
  • [50] BigCache: a cache-based BigData management in mobile networks
    Raichura, Kshama
    Padhariya, Nilesh
    INTERNATIONAL JOURNAL OF MOBILE COMMUNICATIONS, 2017, 15 (01) : 49 - 68
12345