Built-in test module for fault isolation

被引：0
|
作者：
机构：
[1] Vasanthavada, Nagesh
[2] Kanopoulos, Nick
来源：
Vasanthavada, Nagesh | 1600年 / 06期
关键词：
Built-in Testing - Faulty Chips Isolation - Go/No-Go Testing - Signature Analysis - Testing Switch Architecture;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Register size vs fault coverage in modified Circular Built-In Self-Test
    Stroud, CE
    He, P
    Damaria, TR
    AUTOTESTCON '96 - THE SYSTEM READINESS TECHNOLOGY CONFERENCE: TEST TECHNOLOGY AND COMMERCIALIZATION, CONFERENCE RECORD, 1996, : 23 - 28
  • [42] Arithmetic module-based built-in self test architecture for two-pattern testing
    Voyiatzis, I.
    Efstathiou, C.
    Antonopoulou, H.
    Milidonis, A.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (04): : 195 - 204
  • [43] MICROBIT, A METHOD OF BUILT-IN TEST FOR MICROCOMPUTERS
    FASANG, PP
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1983, 12 (01): : 47 - 54
  • [44] BUILT-IN SELF-TEST STRUCTURES
    MCCLUSKEY, EJ
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 29 - 36
  • [45] BUILT-IN TEST STRATEGIES FOR MILITARY SYSTEMS
    MERLINO, DH
    HADJILOGIOU, J
    PROCEEDINGS ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 1989, (SYM): : 59 - 65
  • [46] BUILT-IN TEST CHECKS PROCESSOR BOARDS
    LYMAN, J
    ELECTRONICS-US, 1982, 55 (14): : 50 - +
  • [47] LINEAR DEPENDENCY CHECK IN BUILT-IN TEST
    YANG, C
    MICROELECTRONICS AND RELIABILITY, 1993, 33 (05): : 633 - 636
  • [48] JTAG/Boundary Scan for Built-In Test
    Sguigna, Alan
    2018 IEEE AUTOTESTCON, 2018, : 16 - 18
  • [49] Economics of built-in self-test
    Ungar, LY
    Ambler, T
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05): : 70 - 79
  • [50] INTELLIGENT BUILT-IN TEST AND STRESS MEASUREMENT
    RICHARDS, DW
    COLLINS, JA
    AUTOTESTCON 89 CONFERENCE RECORD: SYSTEMS READINESS TECHNOLOGY CONFERENCE - AUTOMATIC TESTING IN THE NEXT DECADE & THE 21ST CENTURY, 1989, : 261 - 266
12345