Challenges in hardening technologies using shallow-trench isolation

被引：0
|
作者：
Sandia Natl Lab, Albuquerque, United States [1 ]
机构：
来源：
IEEE Trans Nucl Sci | / 6 pt 1卷 / 2584-2592期
关键词：
The authors thank P. S. Winokur; J; R; Schwank; C; Applett; S; Custer; D; L; Hetherington; M; Fleetwood; and R. Jarecki for stimulating discussions; and R. A. Loemker; Riewe; and L. P. Slchanwald for experimental support. We also thank the staff of Sandia’s Microelectronics Development Laboratory for providing process support for this work. Sandia is a niultiprogram laboratory operated by Sandia Corporation; a Lockheed Martin Company; for the United States Department of Energy under Contract DE-ACO4-94AL85O00;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
34
引用
收藏
相关论文
共 50 条
  • [21] Direct measurement of effects of shallow-trench isolation on carrier profiles in sub-50 nm N-MOSFETs
    Fukutome, H
    Momiyama, Y
    Tagawa, Y
    Kubo, T
    Aoyama, T
    Arimoto, H
    Nara, Y
    2005 Symposium on VLSI Technology, Digest of Technical Papers, 2005, : 140 - 141
  • [22] Flash EEPROM cells using shallow trench isolation
    Guillaumot, B
    SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, 1996, : 74 - 75
  • [23] Radiation Hardening by the Modification of Shallow Trench Isolation Process in Partially Depleted SOI MOSFETs
    Peng, Chao
    Hu, Zhiyuan
    En, Yunfei
    Chen, Yiqiang
    Lei, Zhifeng
    Zhang, Zhangang
    Zhang, Zhengxuan
    Li, Bin
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (03) : 877 - 883
  • [24] Gap-fill process of shallow trench isolation for 0.13 μm technologies
    Nishimura, H
    Takagi, S
    Fujino, M
    Nishi, N
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (5A): : 2886 - 2893
  • [25] Shallow trench isolation for sub-0.25-mu m IC technologies
    Nag, S
    Chatterjee, A
    SOLID STATE TECHNOLOGY, 1997, 40 (09) : 129 - &
  • [26] An optimized shallow trench isolation for sub-0.18um ASIC technologies
    Nouri, F
    Laparra, O
    Sur, H
    Saha, S
    Pramanik, D
    Manley, M
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 156 - 166
  • [27] A study of integration issues in shallow trench isolation for deep submicron CMOS technologies
    Chatterjee, A
    Mason, M
    Joyner, K
    Rogers, D
    Mercer, D
    Kehne, J
    Esquivel, A
    Mei, P
    Murtaza, S
    Taylor, K
    Ali, I
    Nag, S
    OBrien, S
    Ashburn, S
    Chen, IC
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 39 - 47
  • [28] A shallow trench isolation using novel polysilazane-based SOG for deep-submicron technologies and beyond
    Choi, JS
    Lee, JH
    Lee, DJ
    Chen, SM
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 419 - 422
  • [29] A novel shallow trench isolation technique
    Cheng, JY
    Lei, TF
    Chao, TS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1319 - 1324
  • [30] A manufacturable shallow trench isolation process for sub-0.2um DRAM technologies
    Lien, WY
    Yeh, WG
    Li, CH
    Tu, KC
    Chang, IH
    Chu, HC
    Liaw, WR
    Lee, HF
    Chou, HM
    Chen, CY
    Chi, MH
    2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 11 - 16
12345