NEW FOUR-QUADRANT CMOS ANALOGUE MULTIPLIER.

被引：0
|
作者：
Kim, C.W. [1 ]
Park, S.B. [1 ]
机构：
[1] Korea Advanced Inst of Science &, Technology, Seoul, South Korea, Korea Advanced Inst of Science & Technology, Seoul, South Korea
来源：
Electronics Letters | 1987年 / 23卷 / 24期
关键词：
SEMICONDUCTOR DEVICES; MOS;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The letter describes a new four-quadrant CMOS analog multiplier with a simple circuit configuration. This multiplier is based on the current/voltage characteristics of MOS transistors operating in the triode region. The simulation result shows less than 1% distortion for both input signals of 4 V//p//p when supply voltages of plus or minus 5 v are used.
引用
收藏
页码：1268 / 1270
相关论文
共 50 条
  • [1] FOUR-QUADRANT ANALOG SIGNAL MULTIPLIER.
    Timonteev, V.N.
    Kuz'menko, V.P.
    Tkachenko, V.A.
    1978, 21 (4 pt 2): : 1013 - 1015
  • [2] Compact CMOS linear transconductor and four-quadrant analogue multiplier
    Panovic, M
    Demosthenous, A
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 685 - 688
  • [3] Compact low-voltage CMOS four-quadrant analogue multiplier
    Sawigun, C.
    Demosthenous, A.
    ELECTRONICS LETTERS, 2006, 42 (20) : 1149 - 1151
  • [4] A low-voltage, versatile CMOS four-quadrant analogue multiplier
    Chaisayun, I
    Dejhan, K
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (10) : 635 - 644
  • [5] A very-high-frequency CMOS four-quadrant analogue multiplier
    Li, SC
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 233 - 236
  • [6] New CMOS four-quadrant multiplier and squarer circuits
    Liu, Shen-Iuan
    Chang, Cheng-Chieh
    Hwang, Yuh-Shyan
    1996, Kluwer Academic Publishers, Dordrecht, Netherlands (09)
  • [7] New CMOS four-quadrant multiplier and squarer circuits
    Liu, SI
    Chang, CC
    Hwang, YS
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1996, 9 (03) : 257 - 263
  • [8] Low-voltage CMOS four-quadrant analogue multiplier for RF applications
    Debono, CJ
    Maloberti, F
    Micallef, J
    ELECTRONICS LETTERS, 1998, 34 (24) : 2285 - 2286
  • [9] Design and analysis of a ±1V CMOS four-quadrant analogue multiplier
    Yeo, KS
    Rofail, SS
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (03): : 148 - 154
  • [10] Four-quadrant analogue CMOS multiplier cell for VLSI signal and information processing
    Lau, KT
    Lee, ST
    Ong, VKS
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 132 - 134
12345