Ultra-thin Strained-SOI CMOS for High Temperature Operation

被引：0
|
作者：
机构：
[1] Maeda, T.
[2] Mizuno, T.
[3] Sugiyama, N.
[4] Tezuka, T.
[5] Numata, T.
[6] Koga, J.
[7] Takagi, S.
来源：
Maeda, T. (t-maeda@aist.go.jp) | 1600年 / Institute of Electrical and Electronics Engineers Inc.期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Parasitic bipolar effect in ultra-thin FD SOI MOSFETs
    Liu, F. Y.
    Ionica, I.
    Bawedin, M.
    Cristoloveanu, S.
    SOLID-STATE ELECTRONICS, 2015, 112 : 29 - 36
  • [42] Examination of hole mobility in ultra-thin body SOI MOSFETs
    Ren, ZB
    Solomon, PM
    Kanarsky, T
    Doris, B
    Dokumaci, O
    Oldiges, P
    Roy, RA
    Jones, EC
    Ieong, M
    Miller, RJ
    Haensch, W
    Wong, HSP
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 51 - 54
  • [43] Electron transport in silicon nanostructures based on ultra-thin SOI
    Pouydebasque, A
    Montes, L
    Zimmermann, J
    Balestra, F
    Fraboulet, D
    Mariolle, D
    Gautier, J
    Schopfer, F
    Bouchiat, V
    Saminadayar, L
    JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 97 - 101
  • [44] Ultra-Thin SOI for 20nm node and beyond
    Aulnette, C.
    Schwarzenbach, W.
    Daval, N.
    Bonnin, O.
    Nguyen, B-Y
    Mazure, C.
    Maleville, C.
    Cheng, K.
    Ponoth, S.
    Khakifirooz, A.
    Hook, T.
    Doris, B.
    2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
  • [45] Conduction in ultra-thin SOI nanowires prototyped by FIB milling
    Pott, Vincent
    Ionescu, Adrian M.
    MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) : 1718 - 1720
  • [46] Surface roughness and device layer thickness for ultra-thin SOI
    Current, MI
    Malik, IJ
    Fuerfanger, M
    Flat, A
    Sullivan, J
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 111 - 112
  • [47] Simulation of tunneling gate current in ultra-thin SOI MOSFETs
    Fiegna, C
    Abramo, A
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 110 - 113
  • [48] Formation of ultra-thin SOI by dose-energy optimization
    Meng, C
    Xiang, W
    Dong, YM
    Liu, XH
    Yi, WB
    Jing, C
    Xi, W
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 113 - 114
  • [49] Ultra-Thin Si1−xGex Dislocation Blocking Layers for Ge/Strained Si CMOS Devices
    Sachin Joshi
    Sagnik Dey
    Michelle Chaumont
    Alan Campion
    Sanjay K. Banerjee
    Journal of Electronic Materials, 2007, 36 : 641 - 647
  • [50] Precise thickness control for ultra-thin SOI in ELTRAN® SOI-EpiTM wafer
    Sato, N
    Kakizaki, Y
    Atoji, T
    Notsu, K
    Miyabayashi, H
    Ito, M
    Yonehara, T
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 209 - 210
12345