Adaptive genetic algorithm for VLSI circuit partitioning

被引：0
|
作者：
Democritus Univ of Thrace, Xanthi, Greece [1 ]
机构：
来源：
Int J Electron | / 2卷 / 205-214期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
17
引用
收藏
相关论文
共 50 条
  • [41] Performance-driven MCM partitioning through an adaptive genetic algorithm
    Raman, S
    Patnaik, LM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (04) : 434 - 444
  • [42] Simulated Annealing based Delay Centric VLSI Circuit Partitioning
    Gill, S. S.
    Chandel, R.
    Chandel, A.
    Sandhu, Parvinder S.
    PROCEEDINGS 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, (ICCSIT 2010), VOL 1, 2010, : 1 - 4
  • [43] Multiway VLSI circuit partitioning based on dual net representation
    Cong, J
    Labio, WJ
    Shivakumar, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (04) : 396 - 409
  • [44] An Efficient Approch to VLSI Circuit Partitioning using Evolutionary Algorithms
    Sangwan, Dhiraj
    Verma, Seema
    Kumar, Rajesh
    2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 925 - 929
  • [45] Knapsack on VLSI: From algorithm to optimal circuit
    Andonov, R
    Rajopadhye, S
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1997, 8 (06) : 545 - 561
  • [46] A parallel evolutionary algorithm for circuit partitioning
    Baños, R
    Gil, C
    Montoya, MG
    Ortega, J
    ELEVENTH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2003, : 365 - 371
  • [47] Hybrid algorithm for bisection circuit partitioning
    Yodtean, A
    Chantngarm, P
    TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : D324 - D327
  • [48] An adaptive algorithm for vector partitioning
    Fukuda, K
    Onn, S
    Rosta, V
    JOURNAL OF GLOBAL OPTIMIZATION, 2003, 25 (03) : 305 - 319
  • [49] VLSI Partitioning using Parallel Kernighan Lin Algorithm
    Rajan, Archana K.
    Bhaiya, Deepika
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 1897 - 1901
  • [50] AN EFFICIENT HYPERGRAPH BISECTION ALGORITHM FOR PARTITIONING VLSI CIRCUITS
    KAMIDOI, Y
    WAKABAYASHI, S
    YOSHIDA, N
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (10) : 1272 - 1279
12345