Use add/pass-shift multipliers for FPGA-based FIR filters

被引：0
|
作者：
Stuby, Rick [1 ]
机构：
[1] Lucent Technologies, Allentown, United States
来源：
| 1996年 / 44期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Efficient Shift-Add Implementation of FIR Filters Using Variable Partition Hybrid Form Structures
    Ray, Dwaipayan
    George, Nithin, V
    Meher, Pramod Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (12) : 4247 - 4257
  • [42] High Speed FPGA-Based Implementations of Delayed-LMS Filters
    Y. Yi
    R. Woods
    L.K. Ting
    C.F.N. Cowan
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 113 - 131
  • [43] Low power FPGA-based implementation of decimating filters for multistandard receiver
    Khouja, Nadia
    Grati, Khaled
    Ghazel, Adel
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 10 - 14
  • [44] High speed FPGA-based implementations of delayed-LMS filters
    Yi, Y
    Woods, R
    Ting, LK
    Cowan, CFN
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (1-2): : 113 - 131
  • [45] FHAM: FPGA-based High-Efficiency Approximate Multipliers via LUT Encoding
    Yao, Shangshang
    Zhang, Liang
    2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 487 - 490
  • [46] Efficient FPGA-based realization of complex squarer and complex conjugate using embedded multipliers
    Gao, Shuli
    Al-Khalili, Dhamin
    Chabini, Noureddine
    Langlois, Pierre
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 21 - +
  • [47] FPGA-Based 8x8 Bits Signed Multipliers Using LUTs
    Chabini, Noureddine
    Beguenane, Rachid
    2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE, 2023,
  • [48] Hardware-Efficient Multipliers With FPGA-Based Approximation for Error-Resilient Applications
    Guo, Yi
    Zhou, Qilin
    Chen, Xiu
    Sun, Heming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, : 5919 - 5930
  • [49] An RNS Based Reconfigurable FIR Filter Design Using Shift and Add Approach
    Kotha, Srinivasa Reddy
    Bajaj, Sumit
    Kumar, Sahoo Subhendu
    2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 640 - 645
  • [50] USE LFSRS TO BUILD FAST FPGA-BASED COUNTERS
    KLEIN, B
    ELECTRONIC DESIGN, 1994, 42 (06) : 87 - &
12345