Nanosecond digital delay line

被引：0
|
作者：
Demchuk, M.I. [1 ]
Kuznetsov, V.P. [1 ]
Mikhailov, V.P. [1 ]
Pribytok, G.A. [1 ]
Prokoshin, P.V. [1 ]
机构：
[1] Scientific Research Inst of Applied, Physics Problems, Russia
来源：
Instruments and experimental techniques New York | 1988年 / 31卷 / 3 pt 1期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
3
引用
收藏
页码：622 / 623
相关论文
共 50 条
  • [31] A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
    Santos, DM
    Dow, SF
    Levi, ME
    1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3, 1996, : 289 - 291
  • [32] A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
    Santos, DM
    Dow, SF
    Flasck, JM
    Levi, ME
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 1717 - 1719
  • [33] A variable nanosecond delay for fast signals
    Sperr, P
    Maier, MR
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1999, 431 (1-2): : 234 - 235
  • [34] Optimized Design of a Delay line based Analog to Digital Converter for Digital Power Management Applications
    Barai, Mukti
    Sengupta, Sabyasachi
    Biswas, Jayanta
    2008 13TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-5, 2008, : 674 - +
  • [35] ANALOG-TO-DIGITAL CONVERTER UTILIZING A SAW DELAY-LINE
    BATES, KN
    SHAW, HJ
    IEEE TRANSACTIONS ON SONICS AND ULTRASONICS, 1978, 25 (04): : 251 - 252
  • [36] Fast-locking digital delay line with duty-conservation
    Koh, Yun-Hak
    Kwon, Oh-Kyong
    IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings, 1998, : 287 - 290
  • [37] A fast-locking digital delay line with duty-conservation
    Koh, YH
    Kwon, OK
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 287 - 290
  • [38] Time-to-Digital Converter with Pseudo-Segmented Delay Line
    Kwiatkowski, P.
    Szplet, R.
    2019 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2019, : 17 - 22
  • [39] TRANSMISSION DELAY MODELING OF PACKET COMMUNICATION OVER DIGITAL SUBSCRIBER LINE
    Vodrazka, Jiri
    Lafata, Pavel
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 11 (04) : 260 - 265
  • [40] Nonlinear tapped delay line digital predistorter for power amplifiers with memory
    Nizamuddin, MA
    Balister, PJ
    Tranter, WH
    Reed, JH
    WCNC 2003: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1-3, 2003, : 607 - 611
12345