Finite element analysis of plastic-encapsulated Multi-Chip Packages

被引:0
|
作者
Natl Univ of Singapore, Singapore, Singapore [1 ]
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:170 / 176
相关论文
共 50 条
  • [41] FAILURE ANALYSIS OF LEAKAGE CURRENT IN PLASTIC ENCAPSULATED PACKAGES
    HU, SJ
    CHEANG, FT
    JOURNAL OF ELECTRONIC MATERIALS, 1990, 19 (11) : 1319 - 1322
  • [42] A study of chip top delamination in plastic encapsulated packages under temperature loading
    Kravchenko, Grygoriy
    Bohm, Christina
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 675 - 679
  • [43] Interconnect and sensitivity analysis of multi-chip module
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 32 (04): : 80 - 84
  • [44] Finite element modeling of heat transfer in chip on tape packages
    Yang, LY
    Leong, KC
    Chang, J
    Wang, ZP
    Mui, YC
    JOURNAL OF ELECTRONICS MANUFACTURING, 1998, 8 (02): : 139 - 149
  • [45] Finite element modeling of heat transfer in chip on tape packages
    Advanced Micro Devices Pte Ltd, Singapore, Singapore
    J Electron Manuf, 2 (139-149):
  • [46] Vertical differential pair routing in high performance ceramic multi-chip module packages
    Baez, Franklin
    Van Dyke, Peter
    Spring, Christopher
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 227 - +
  • [47] ON TEMPERATURE PREDICTION OF MULTIPLE-CHIP PACKAGES BY A COMBINED ANALYSIS-FINITE ELEMENT METHOD
    WU, HW
    LIU, MC
    HEAT AND MASS TRANSFER, 1995, 30 (03): : 197 - 204
  • [48] On temperature prediction of multiple-chip packages by a combined analysis-finite element method
    Natl Cheng Kung Univ, Tainan, Taiwan
    Warme- und Stoffubertragung Zeitschrift, 1995, 30 (03): : 197 - 204
  • [49] Investigation of the warpage modeling technique for thick multi-chip module encapsulated by compression molding
    Suzuki, Kosuke
    Sanada, Yuki
    Uchibori, Shinya
    Kashiwazaki, Atsushi
    Imada, Masaji
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 297 - 301
  • [50] Investigation of the warpage modeling technique for thick multi-chip module encapsulated by compression molding
    2017, Institute of Electrical and Electronics Engineers Inc., United States