共 50 条
- [42] A study of chip top delamination in plastic encapsulated packages under temperature loading 2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 675 - 679
- [43] Interconnect and sensitivity analysis of multi-chip module Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 32 (04): : 80 - 84
- [44] Finite element modeling of heat transfer in chip on tape packages JOURNAL OF ELECTRONICS MANUFACTURING, 1998, 8 (02): : 139 - 149
- [45] Finite element modeling of heat transfer in chip on tape packages J Electron Manuf, 2 (139-149):
- [46] Vertical differential pair routing in high performance ceramic multi-chip module packages ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 227 - +
- [47] ON TEMPERATURE PREDICTION OF MULTIPLE-CHIP PACKAGES BY A COMBINED ANALYSIS-FINITE ELEMENT METHOD HEAT AND MASS TRANSFER, 1995, 30 (03): : 197 - 204
- [48] On temperature prediction of multiple-chip packages by a combined analysis-finite element method Warme- und Stoffubertragung Zeitschrift, 1995, 30 (03): : 197 - 204
- [49] Investigation of the warpage modeling technique for thick multi-chip module encapsulated by compression molding 2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 297 - 301
- [50] Investigation of the warpage modeling technique for thick multi-chip module encapsulated by compression molding 2017, Institute of Electrical and Electronics Engineers Inc., United States