Metallization of sub-micron trenches and vias with high aspect ratio

被引：0
|
作者：
Siemroth, P. [1 ]
Wenzel, Ch. [1 ]
Klimes, W. [1 ]
Schultrich, B. [1 ]
Schuelke, T. [1 ]
机构：
[1] Fraunhofer-Inst for Material and, Beam Technology (IWS), Dresden, Germany
来源：
| 1997年 / Elsevier Science S.A., Lausanne, Switzerland卷 / 308-309期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] SUB-MICRON HIGH ASPECT RATIO FET GATE STRUCTURES FABRICATED USING DRY ETCHING TECHNIQUES
    BARRATT, C
    BOERSTLER, R
    SHEA, MA
    HEATON, J
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1985, 132 (06) : C221 - C221
  • [22] The removal of nanoparticles from sub-micron trenches using megasonics
    Karimi, Pegah
    Kim, Taehoon
    Aceros, Juan
    Park, Jingoo
    Busnaina, Ahmed A.
    MICROELECTRONIC ENGINEERING, 2010, 87 (09) : 1665 - 1668
  • [23] Fabrication of sub-micron trenches with surfactant-added KOH
    Ekinci, Huseyin
    Cui, Bo
    Pushin, Dmitry
    20TH IEEE INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2020), 2020, : 172 - 175
  • [24] Fabrication of sub-micron structures with high aspect ratio for MEMS using deep X-ray lithography
    Ueno, Hiroshi
    Nishi, Nobuyoshi
    Sugiyama, Susumu
    Proceedings of the IEEE Micro Electro Mechanical Systems (MEMS), 2000, : 596 - 601
  • [25] Structure quality of high aspect ratio sub-micron polymer structures patterned at the electron storage ring ANKA
    Achenbach, S
    Mappes, T
    Mohr, J
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (06): : 3196 - 3201
  • [26] Integration of CMP into deep sub-micron multilevel metallization circuits
    Pramanik, D
    Weling, M
    CHEMICAL MECHANICAL PLANARIZATION I: PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON CHEMICAL MECHANICAL PLANARIZATION, 1997, 96 (22): : 47 - 58
  • [27] PATTERNING OF SUB-MICRON METAL FEATURES AND PILLARS IN MULTILEVEL METALLIZATION
    KULKARNI, VD
    SHARMA, NC
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (12) : 3094 - 3098
  • [28] Electromigration failure of contacts and vias in sub-micron integrated circuit metallizations
    AT&T Bell Lab, Orlando, United States
    Microelectron Reliab, 7-8 (925-953):
  • [29] Fabrication of sub-micron silicon vias by deep reactive ion etching
    Zhang, Shawn X. D.
    Hon, Ronald
    Lee, S. W. Ricky
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 947 - 953
  • [30] Electromigration failure of contacts and vias in sub-micron integrated circuit metallizations
    Oates, AS
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (7-8): : 925 - 953
12345