Switching current and noise reduction by clock distribution

被引：0
|
作者：
Raič, Dušan [1 ]
机构：
[1] Univerza v Ljubljani, Fakulteta za Elektrotehniko, Tržaška 25, 1000 Ljubljana, Slovenia
来源：
Elektrotehniski Vestnik/Electrotechnical Review | 2000年 / 67卷 / 02期
关键词：
Noise abatement - Timing circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Distributed clocking violates the basic principle of synchronous logic, relying on one central clock. To compensate for the delays in the distributed signals, the reverse clocking principle was used. This technique has been reported mainly to prevent pipeline malfunctions at high speeds when clock lines start to exhibit RC line effects.
引用
收藏
页码：111 / 116
相关论文
共 50 条
  • [1] Simultaneous switching noise reduction by resonant clock distribution networks
    Mesgarzadeh, Behzad
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (02) : 242 - 249
  • [2] Switching noise reduction in clock distribution in mixed-mode VLSI circuits
    Parra, P
    Acosta, AJ
    Valencia, M
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 564 - 573
  • [3] Switching noise in distributed clock systems
    Raic, D
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (04): : 264 - 268
  • [4] An approach to an efficient reduction of the switching noise in switched-current circuits
    Wang, CY
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3127 - 3130
  • [5] Power Supply Noise Reduction of Multicore CPU by Staggering Current and Variable Clock Frequency
    Bhowmik, Suman
    Pradhan, Sambhu Nath
    Bhattacharyya, Bidyut K.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (05): : 875 - 882
  • [6] Method for switching noise reduction
    Raic, D
    ELECTRONICS LETTERS, 1999, 35 (21) : 1794 - 1795
  • [7] Application of clock gating techniques at a flip-flop level to switching noise reduction in VLSI circuits
    Parra, P
    Castro, J
    Valencia, M
    Acosta, AJ
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1003 - 1014
  • [8] NOISE-REDUCTION OF A CONSUMER ELECTRIC CLOCK
    VIEBROCK, WM
    CROCKER, MJ
    JOURNAL OF THE ACOUSTICAL SOCIETY OF AMERICA, 1973, 53 (01): : 359 - &
  • [9] Power Supply Noise Reduction by Clock Scheduling with Gate-Level Current Waveform Estimation
    Kim, Yooseong
    Han, Sangwoo
    Kim, Juho
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 605 - 608
  • [10] Current-Mode Clock Distribution
    Islam, Riadul
    Guthaus, Matthew R.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1203 - 1206
12345