Bit-level systolic array implementation of the Winograd Fourier transform algorithm

被引：0

作者：

Ward, J.S. ^{[1
]}

McCanny, J.V. ^{[1
]}

McWhirter, J.G. ^{[1
]}

机构：

[1] Royal Signals and Radar Establishment, Great Malvern, Worcs. WR14 3PS, United Kingdom

来源：

IEE proceedings. Part F. Communications, radar and signal processing | 1985年 / 132卷 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Mathematical transformations

引用

页码：473 / 479

共 50 条

[31] A SYSTOLIC ARRAY VITERBI PROCESSOR FOR HIGH DATA RATES (BIT-LEVEL ACS-UNIT)
FETTWEIS, G
MEYR, H
SYSTOLIC ARRAY PROCESSORS, 1989, : 195 - 204
[32] Bit-level systolic imlementation of 1-D and 2-D discrete wavelet transform
Nayak, SS
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (01): : 25 - 32
[33] A methodology for testing arbitrary bilateral bit-level systolic arrays
Bandyopadhyay, S
Sengupta, A
Bhattacharya, BB
VLSI DESIGN, 1996, 4 (03) : 257 - 269
[34] 4-Bit Serial-Parallel Multiplier and Bit-Level Systolic Architecture for Implementation of Discrete Orthogonal Transforms
Murty, M. N.
Nayak, S. S.
Padhy, B.
Panda, S. N.
GLOBAL TRENDS IN COMPUTING AND COMMUNICATION SYSTEMS, PT 1, 2012, 269 : 91 - +
[35] DESIGN OF BIT-LEVEL SYSTOLIC CONVOLVERS FOR IMAGE-PROCESSING
PETKOV, N
RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION, 1989, 399 : 121 - 131
[36] DESIGN OF BIT-LEVEL SYSTOLIC CONVOLVERS FOR IMAGE-PROCESSING
PETKOV, N
LECTURE NOTES IN COMPUTER SCIENCE, 1989, 399 : 121 - 131
[37] TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING.
Madan, B.B.
Parker, S.R.
Zubair, M.
1600, (06):
[38] EFFICIENT BIT-LEVEL SYSTOLIC ARRAYS FOR INNER PRODUCT COMPUTATION
URQUHART, RB
WOOD, D
GEC JOURNAL OF RESEARCH, 1984, 2 (01): : 52 - 55
[39] BIT-LEVEL SYSTOLIC ARRAYS FOR FINITE-FIELD MULTIPLICATIONS
WU, CW
CHANG, MK
JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 10 (01): : 85 - 92
[40] Efficient and flexible bit-level systolic array for inner product computation and its application to FIR filtering
Wang, Chin-Liang, 1600, (14):

← 1 2 3 4 5 →