共 50 条
- [22] Information theoretic approach to address delay and reliability in long on-chip interconnects IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 478 - +
- [23] On-Demand Laser Power Allocation for On-Chip Optical Interconnects 2016 IEEE OPTICAL INTERCONNECTS CONFERENCE (OI), 2016, : 68 - 69
- [24] Faster Delay modeling and Power optimization for On-Chip Global Interconnects ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 82 - 86
- [25] High level estimation of the area and power consumption of on-chip interconnects 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 297 - 301
- [26] Inductance Modeling for On-Chip Interconnects Analog Integrated Circuits and Signal Processing, 2003, 35 : 65 - 78
- [27] Temporal Codes in On-Chip Interconnects 2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
- [28] Technologies for on-chip optical interconnects 2005 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS (LEOS), 2005, : 204 - 205
- [30] Inductance analysis of on-chip interconnects EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 252 - 255