Reliability and performance tradeoffs in the design of on-chip power delivery and interconnects

被引:0
|
作者
Taylor, Gregory F. [1 ]
Arabi, Tawfik [1 ]
Greub, Hans [1 ]
Muyshondt, Richard [1 ]
Manthe, Alicia [1 ]
Aminzadeh, Payman [1 ]
机构
[1] Intel Corp, Hillsboro, United States
关键词
CMOS integrated circuits - Current density - Electric potential - Electromigration - Hot carriers - Integrated circuit layout - Oxides - Reliability;
D O I
暂无
中图分类号
学科分类号
摘要
The performance of CMOS integrated circuits has always been, and continues to be, limited by reliability considerations. Performance, reliability and cost are traded off through voltage and temperature specifications. The temperature acceleration of breakdown in oxides is increasing with decreasing thickness, current densities are increasing further stressing electromigration, inductive noise effects are becoming more significant while soft error susceptibility is increasing. In addition to all of these deleterious effects, oxide wear out has become a major factor in determining lifetime of very thin oxides. The design and validations issues associated with oxide wear out failure mechanisms are discussed.
引用
收藏
页码:49 / 52
相关论文
共 50 条
  • [21] On-chip optical interconnects versus electrical interconnects for high-performance applications
    Stucchi, Michele
    Cosemans, Stefan
    Van Campenhout, Joris
    Tokei, Zsolt
    Beyer, Gerald
    MICROELECTRONIC ENGINEERING, 2013, 112 : 84 - 91
  • [22] Information theoretic approach to address delay and reliability in long on-chip interconnects
    Singhal, Rohit
    Choi, Gwan
    Mahapatra, Rabi
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 478 - +
  • [23] On-Demand Laser Power Allocation for On-Chip Optical Interconnects
    Kennedy, Matthew
    Kodi, Avinash Karanth
    2016 IEEE OPTICAL INTERCONNECTS CONFERENCE (OI), 2016, : 68 - 69
  • [24] Faster Delay modeling and Power optimization for On-Chip Global Interconnects
    Aswatha, A. R.
    Basavaraju, T.
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 82 - 86
  • [25] High level estimation of the area and power consumption of on-chip interconnects
    Langen, D
    Brinkmann, A
    Rückert, U
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 297 - 301
  • [26] Inductance Modeling for On-Chip Interconnects
    Shang-Wei Tu
    Wen-Zen Shen
    Yao-Wen Chang
    Tai-Chen Chen
    Jing-Yang Jou
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 65 - 78
  • [27] Temporal Codes in On-Chip Interconnects
    Mishkin, Michael
    Kim, Nam Sung
    Lipasti, Mikko
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [28] Technologies for on-chip optical interconnects
    Van Thourhout, D
    Roelkens, G
    Van Campenhout, J
    Brouckaert, J
    Baets, R
    2005 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS (LEOS), 2005, : 204 - 205
  • [29] On-chip interconnects - gigahertz and beyond
    Lee, KM
    SOLID STATE TECHNOLOGY, 1998, 41 (09) : 85 - +
  • [30] Inductance analysis of on-chip interconnects
    Kundu, S
    Ghoshal, U
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 252 - 255