LUT-Based FPGA and its CAD techniques

被引：0
|
作者：
Peng, Yuxing
Chen, Shuming
Chen, Fujie
机构：
来源：
Dongli Gongcheng/Power Engineering | / 18卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 5
相关论文
共 50 条
  • [41] Explore Efficient LUT-based Architecture for Quantized Convolutional Neural Networks on FPGA
    Cao, Yanpeng
    Wang, Chengcheng
    Tang, Yongming
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 232 - 232
  • [42] A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs
    Legl, C
    Wurth, B
    Eckl, K
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 730 - 733
  • [43] LUT-based adaboost for gender classification
    Wu, B
    Ai, HZ
    Huang, C
    AUDIO-AND VIDEO-BASED BIOMETRIC PERSON AUTHENTICATION, PROCEEDINGS, 2003, 2688 : 104 - 110
  • [44] Mapping for Better Than Worst-Case Delays In LUT-Based FPGA Designs
    Cong, Jason
    Minkovich, Kirill
    FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2008, : 56 - 64
  • [45] Power estimation of a LUT-based MPGA
    Veredas, Francisco-Javier
    Pfleiderer, Hans-Joerg
    2006 IEEE International Conference on Field Programmable Technology, Proceedings, 2006, : 313 - 316
  • [46] Kyber Accelerator on FPGA Using Energy-Efficient LUT-Based Barrett Reduction
    Kim, Da Won
    Maulana, Dalta Imam
    Jung, Wanyeong
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 83 - 84
  • [47] ALTO: An iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping
    Huang, JD
    Jou, JY
    Shen, WZ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 392 - 400
  • [48] LUT-Lock: A Novel LUT-based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection
    Kamali, Hadi Mardani
    Azar, Kimia Zamiri
    Gaj, Kris
    Homayoun, Houman
    Sasan, Avesta
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 405 - 410
  • [49] Mapping multi-mode circuits to LUT-based FPGA using embedded MUXes
    Courtney, T
    Turner, R
    Woods, R
    10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2002, : 318 - 319
  • [50] An improved algorithm for performance optimal technology mapping with retiming in LUT-based FPGA design
    Cong, J
    Wu, C
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 572 - 578
12345