LUT-Based FPGA and its CAD techniques

被引：0
|
作者：
Peng, Yuxing
Chen, Shuming
Chen, Fujie
机构：
来源：
Dongli Gongcheng/Power Engineering | / 18卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 5
相关论文
共 50 条
  • [31] LUT-based FPGA technology mapping for power minimization with optimal depth
    Li, H
    Mak, WK
    Katkoori, S
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 123 - 128
  • [32] Highly efficient, limited range multipliers for LUT-based FPGA architectures
    Turner, RH
    Woods, RF
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1113 - 1117
  • [33] LUT-based FPGA Implementation of SMS4/AES/Camellia
    Gao, Xianwei
    Lu, Erhong
    Li, Li
    Lang, Kun
    SEC 2008: PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING, 2008, : 73 - 76
  • [34] Technology mapping of multi-output function into LUT-based FPGA
    Kubica, Marcin
    Milik, Adam
    Kania, Dariusz
    IFAC PAPERSONLINE, 2018, 51 (06): : 107 - 112
  • [35] Technology mapping for delay-minimization in LUT-based FPGA designs
    Peng, YX
    Chen, XC
    Li, SK
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 572 - 575
  • [36] On Custom LUT-based Obfuscation
    Kolhe, Gaurav
    Manoj, Sai P. D.
    Rafatirad, Setareh
    Sasan, Avesta
    Homayoun, Houman
    Mahmoodi, Hamid
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 477 - 482
  • [37] A LUT-Based Approximate Adder
    Becher, Andreas
    Echavarria, Jorge
    Ziener, Daniel
    Wildermann, Stefan
    Teich, Juergen
    2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 27 - 27
  • [38] A Security-Aware and LUT-Based CAD Flow for the Physical Synthesis of hASICs
    Ul Abideen, Zain
    Perez, Tiago Diadami
    Martins, Mayler
    Pagliarini, Samuel
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (10) : 3157 - 3170
  • [39] Power Optimization through Edge Reduction in LUT-Based FPGA Technology Mapping
    Chen, Juanjuan
    Wei, Xing
    Zhou, Qiang
    Cai, Yici
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1087 - 1091
  • [40] Self-stabilization testing of LUT-based FPGA designs by fault injection
    Böhnel, M
    Weiss, R
    SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 139 - 139
12345