LUT-Based FPGA and its CAD techniques

被引：0
|
作者：
Peng, Yuxing
Chen, Shuming
Chen, Fujie
机构：
来源：
Dongli Gongcheng/Power Engineering | / 18卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 5
相关论文
共 50 条
  • [1] Testing and diagnosis techniques for LUT-Based FPGA's
    Lu, SK
    Wu, HC
    Yan, SJ
    Tsai, YC
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 414 - 419
  • [2] Carry circuitry for LUT-based FPGA
    Jindal, V
    Agarwal, A
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 731 - 734
  • [3] Automated conversion from a LUT-based FPGA to a LUT-based MPGA with fast turnaround time
    Veredas, Francisco-Javier
    Scheppler, Michael
    Pfleiderer, Hans-Joerg
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1371 - +
  • [4] LUT-Based FPGA Technology Mapping for Reliability
    Cong, Jason
    Minkovich, Kirill
    FPGA 10, 2010, : 288 - 288
  • [5] LUT-Based FPGA Technology Mapping for Reliability
    Cong, Jason
    Minkovich, Kirill
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 517 - 522
  • [6] Testing configurable LUT-based FPGA's
    Huang, WK
    Meyer, FJ
    Chen, XT
    Lombardi, F
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 276 - 283
  • [7] Technology Mapping of FSM Oriented to LUT-Based FPGA
    Kubica, Marcin
    Kania, Dariusz
    APPLIED SCIENCES-BASEL, 2020, 10 (11):
  • [8] Functional decomposition with application to LUT-based FPGA synthesis
    Qiao, J
    Asada, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (08): : 2004 - 2013
  • [9] A novel approach to testing LUT-based FPGA's
    Lu, SK
    Wu, CW
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 173 - 177
  • [10] FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques
    Gutierrez, R.
    Torres, V.
    Valls, J.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (11) : 588 - 596
12345