MOS ISOLATION TECHNOLOGY.

被引：0

作者：

Oldham, W.G. ^{[1
]}

Shacham-Diamand, Y. ^{[1
]}

Pai, P.L. ^{[1
]}

Young, K. ^{[1
]}

Sutardja, P. ^{[1
]}

机构：

[1] Univ of California, Berkeley, Dep of, Electrical Engineering &, Computer Sciences, Berkeley, CA, USA, Univ of California, Berkeley, Dep of Electrical Engineering & Computer Sciences, Berkeley, CA,

来源：

Physica B: Physics of Condensed Matter & C: Atomic, Molecular and Plasma Physics, Optics | 1984年 / 129 B-C卷 / 1-3期

关键词：

LOGIC DEVICES - Gates;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Local oxidation with self-aligned field threshold implant has become pervasive as the technique for device isolation in Si-gate technology. As NMOS is replaced by CMOS, this LOCOS technology has been adapted, though with difficulty. Primarily because of poor space utilization, alternatives to LOCOS are now being pursued in a number of laboratories. In this paper the goals and limitations of isolation technology are reviewed, and several alternatives examined. Based on this examination, the authors suggest that in the near future, evolutionary advances in LOCOS will be adequate. In the longer term, the greatest promise is offered by a technique involving etching and refilling trenches in the substrate. 32 refs.

引用

页码：53 / 65

共 50 条

[1] HIGH INTEGRATION MOS PROCESS TECHNOLOGY.
Arai, Eisuke
Kiuchi, Kazuhide
Asakawa, Hiroshi
Review of the Electrical Communication Laboratories (Tokyo), 1979, 27 (1-2): : 18 - 32
[2] MOS ISOLATION TECHNOLOGY
OLDHAM, WG
SHACHAMDIAMAND, Y
PAI, PL
YOUNG, K
SUTARDJA, P
PHYSICA B & C, 1985, 129 (1-3): : 53 - 65
[3] SINGLE CHIP PARALLEL MULTIPLIER BY MOS TECHNOLOGY.
Nakamura, Shinji
Chu, Kai-Yu
IEEE Transactions on Computers, 1988, 6 (02) : 274 - 282
[4] U-GROOVE ISOLATION TECHNOLOGY.
Hayasaka, Akio
Tamaki, Youichi
JEE, Journal of Electronic Engineering, 1982, 19 (188): : 36 - 39
[5] TRIANGLE-TO-SINE WAVE CONVERSION WITH MOS TECHNOLOGY.
Fattaruso, John W.
Meyer, Robert G.
IEEE Journal of Solid-State Circuits, 1984, SC-20 (02) : 623 - 631
[6] RECESSED SILO - A SUBMICROMETER VLSI ISOLATION TECHNOLOGY.
Hui, John
Vande Voorde, Paul
Moll, John
IEEE Transactions on Electron Devices, 1986, ED-33 (11)
[7] VLSI MOS DEVICE ISOLATION TECHNOLOGY
IIZUKA, H
KUROSAWA, K
SHIBATA, T
JAPAN ANNUAL REVIEWS IN ELECTRONICS COMPUTERS & TELECOMMUNICATIONS, 1983, 8 : 127 - 137
[8] TRENCH ISOLATION TECHNOLOGY FOR MOS APPLICATIONS
CHIANG, SY
CHAM, KM
WENOCUR, DW
HUI, A
RUNG, RD
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (08) : C327 - C327
[9] Design and Realization of an Integrated Operational Amplifier in Enhancement/Depletion MOS Technology.
Krauss, Mathias
Nachrichtentechnik, Elektronik, 1985, 35 (09): : 327 - 330
[10] SELECTIVE SILICON EPITAXIAL GROWTH FOR DEVICE-ISOLATION TECHNOLOGY.
Ishitani, Akihiko
Kitajima, Hiroshi
Tanno, Kohetsu
Tsuya, Hideki
Microelectronic Engineering, 1986, 4 (01) : 3 - 33

← 1 2 3 4 5 →