Various paths taken to accelerate advances in HW/SW codesign

被引：0
|
作者：
机构：
来源：
Comput Des | / 9卷 / 24期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Teaching HW/SW codesign with a Zynq ARM/FPGA SoC
    Balasch, Josep
    Beckers, Arthur
    Bozilov, Dusan
    Roy, Sujoy Sinha
    Turan, Furkan
    Verbauwhede, Ingrid
    2018 12TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2018, : 63 - 66
  • [22] Automatic generation of a simulation compiler by a HW/SW codesign system
    Yanagisawa, H
    Uehara, M
    Mori, H
    15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 53 - 59
  • [23] Protocol selection and interface generation for HW-SW codesign
    Inst Natl Polytechnique de Grenoble, Grenoble, France
    IEEE Trans Very Large Scale Integr VLSI Syst, 1 (136-144):
  • [24] FRIDGE: An interactive code generation environment for HW/SW codesign
    Willems, M
    Bursgens, V
    Grotker, T
    Meyr, H
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 287 - 290
  • [25] Integration of SDL and VHDL for HW/SW codesign of communication systems
    Dou, C
    23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 188 - 198
  • [26] HW/SW Approaches to Accelerate GRAPES in an FU Array
    Wang, Wei
    Yao, Jun
    Zhang, Youhui
    Xue, Wei
    Nakashima, Yasuhiko
    Zheng, Weimin
    2013 IEEE COOL CHIPS XVI (COOL CHIPS), 2013,
  • [27] Exploring HW/SW Codesign of AES Algorithm Using Custom Instructions
    Lin, Kuan Jen
    Hsiao, Chin-Mu
    Jhan, Ching Hung
    ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 970 - 973
  • [28] A compiler generation method for HW/SW codesign based on configurable processors
    Kobayashi, Shinsuke
    Mita, Kentaro
    Takeuchi, Yoshinori
    Imai, Masaharu
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2002, E85-A (12) : 2586 - 2595
  • [29] A HW/SW codesign framework based on distributed DSP virtual machines
    Kreiner, C
    Steger, C
    Teiniker, E
    Weiss, R
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 212 - 219
  • [30] HW/SW-Database-CoDesign for Compressed Bitmap Index Processing
    Haas, Sebastian
    Karnagel, Tomas
    Arnold, Oliver
    Laux, Erik
    Schlegel, Benjamin
    Fettweis, Gerhard
    Lehner, Wolfgang
    2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 50 - 57
12345