High capacitance isolated surrounding stacked trench cell for advanced DRAMs

被引：0
|
作者：
机构：
[1] Hofmann, F.
[2] Haensch, W.
[3] Geib, H.
[4] Roesner, W.
[5] Takacs, D.
[6] Risch, L.
来源：
Hofmann, F. | 1600年 / 15期
关键词：
Data Storage; Semiconductor;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 4
相关论文
共 50 条
  • [41] High capacitance density highly reliable textured deep trench SiN capacitors toward 3D integration
    Saito, Koga
    Yoshida, Ayano
    Kuroda, Rihito
    Shibata, Hiroshi
    Shibaguchi, Taku
    Kuriyama, Naoya
    Sugawa, Shigetoshi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SB)
  • [42] Single layer nitride capacitor dielectric film and high concentration doping technology for 1Gb/4Gb trench-type DRAMs
    Saida, S
    Sato, T
    Mizushima, I
    Ozawa, Y
    Tsunashima, Y
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 265 - 268
  • [43] Application of a High Cell Density Capacitance Sensor to Different Microorganisms
    Kiss, Bernadett
    Nemeth, Aron
    PERIODICA POLYTECHNICA-CHEMICAL ENGINEERING, 2016, 60 (04) : 290 - 297
  • [44] High Voltage Generation Using Deep Trench Isolated Photodiodes in a Back Side Illuminated Process
    Kaklin, F.
    Raynor, J. M.
    Henderson, R. K.
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [45] Trench-isolated high-voltage IC with reduced parasitic bipolar transistor action
    Takahashi, Tetsuo
    Terashima, Tomohide
    Moritani, Junichi
    PROCEEDINGS OF THE 19TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, 2007, : 69 - +
  • [46] A HIGH-DENSITY DUAL-PORT MEMORY CELL OPERATION AND ARRAY ARCHITECTURE FOR ULSI DRAMS
    HIDAKA, H
    ARIMOTO, K
    FUJISHIMA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 610 - 617
  • [47] A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMs
    Fazan, PC
    Okhonin, S
    Nagoga, M
    Sallese, JM
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 99 - 102
  • [48] A HIGH-DENSITY DUAL-PORT MEMORY CELL OPERATION AND ARRAY ARCHITECTURE FOR ULSI DRAMS
    HIDAKA, H
    ARIMOTO, K
    FUJISHIMA, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 508 - 515
  • [49] Membrane capacitance measurements of isolated bipolar cell synaptic terminals in goldfish retinal slices
    von Gersdorff, HP
    Palmer, MJ
    INVESTIGATIVE OPHTHALMOLOGY & VISUAL SCIENCE, 2002, 43 : U1039 - U1039
  • [50] Capacitance coupled Bus with Negative Delay circuit for high speed and low power (10GB/s<500mW) synchronous DRAMs
    Yamada, T
    Suzuki, T
    Agata, M
    Fujiwara, A
    Fujita, T
    1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 112 - 113
12345