LAYOUT SYSTEM FOR THE RANDOM LOGIC PORTION OF MOS LSI.

被引：0
|
作者：
Shirakawa, Isao
Okuda, Noboru
Harada, Takashi
Tani, Sadahiro
Ozaki, Hiroshi
机构：
来源：
Jahrbuch der Schiffbautechnischen Gesellschaft | 1980年
关键词：
INTEGRATED CIRCUITS - Large Scale Integration;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The random logic portion of an MOS LSI chip intended mainly for a calculator is constructed of an array of MOS complex gates, each composed of an MOS ratioless circuit with a multi-phase clocking system, and occupies ordinarily a considerable part of chip area. In this paper, a layout system for this portion of an LSI is described, which is constructed on the basis of a set of optimization heuristics. Experimental results of the layout system are also shown so as to reveal that the random logic portion can be realized in much the same area as can be done by manual layout.
引用
收藏
页码：92 / 99
相关论文
共 50 条
  • [1] LAYOUT SYSTEM FOR RANDOM LOGIC PART OF MOS LSI.
    Harada, Takashi
    Tani, Sadahiro
    Okuda, Noboru
    Shirakawa, Isao
    Ozaki, Hiroshi
    Electronics & communications in Japan, 1980, 63 (06): : 18 - 28
  • [2] A LAYOUT SYSTEM FOR THE RANDOM LOGIC PORTION OF AN MOS LSI CHIP
    SHIRAKAWA, I
    OKUDA, N
    HARADA, T
    TANI, S
    OZAKI, H
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (08) : 572 - 581
  • [3] LAYOUT - PARTITIONING METHOD FOR MSI AND LSI.
    Brinkmann, K.D.
    Mlynski, D.A.
    Proceedings - IEEE International Symposium on Circuits and Systems, 1977, : 160 - 163
  • [4] APPLICATION FOR SIT FOR LOGIC LSI.
    Mochida, Yasunori
    Nonaka, Terumoto
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1982, 1 : 249 - 257
  • [5] MOSSIM: A SWITCH-LEVEL SIMULATOR FOR MOS LSI.
    Bryant, Randal E.
    Proceedings - Design Automation Conference, 1981, : 786 - 790
  • [6] PARTITIONING AND ORDERING OF LOGIC EQUATIONS FOR OPTIMUM MOS LSI DEVICE LAYOUT
    MARGOL, L
    COMPUTER, 1971, 4 (03) : 19 - &
  • [7] CIRCUIT COMPARISON SYSTEM FOR BIPOLAR LINEAR LSI.
    Sakata, Takeshi
    Kishimoto, Aritoyo
    Inoue, Tomoko
    Sukawa, Keiko
    Ikeno, Ikuko
    Tsutsumi, Yasuo
    NEC Research and Development, 1986, (80): : 86 - 96
  • [8] HIGH PRESSURE OXIDATION OF SILICON AND ITS APPLICATION TO FABRICATION OF MOS LSI.
    Miyoshi, Hirokazu
    Hirayama, Makoto
    Tsubouchi, Natsuro
    Abe, Haruhiko
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1982, 1 : 82 - 99
  • [9] MILD - A CELL-BASED LAYOUT SYSTEM FOR MOS-LSI.
    Sato, Koji
    Nagai, Takao
    Tachibana, Mikio
    Shimoyama, Hiroyoshi
    Oazki, Masaru
    Yahara, Toshihiko
    Proceedings - Design Automation Conference, 1981, : 828 - 836
  • [10] MODELING AND RADIATION EFFECTS STUDY OF AN LSI/MOS LOGIC SYSTEM
    HABING, DH
    SHAFER, BD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1971, NS18 (06) : 263 - +
12345