Core design and system-on-a-chip integration

被引：0

作者：

Rincon, Ann Marie ^{[1
]}

Cherichetti, Cory ^{[1
]}

Monzel, James A. ^{[1
]}

Stauffer, David R. ^{[1
]}

Trick, Michael T. ^{[1
]}

机构：

[1] IBM Microelectronics Corp, Essex Junction, United States

来源：

IEEE Design and Test of Computers | 1997年 / 14卷 / 04期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：26 / 35

共 50 条

[21] Physical design tools enhanced for system-on-a-chip design
Tuck, B
COMPUTER DESIGN, 1996, 35 (02): : 34 - &
[22] Integration of a concurrent signature monitoring mechanism in a System-on-a-Chip
Kakarountas, Athanasios
Michail, Haralambos
Goutis, Costas E.
2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 47 - +
[23] System-on-a-chip?
Schmalzel, JL
IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2001, 4 (04) : 61 - 62
[24] HOW WILL EVERYMAN DESIGN SYSTEM-ON-A-CHIP ASICS
TUCK, B
COMPUTER DESIGN, 1995, 34 (07): : 66 - 66
[25] System-on-a-chip and the need for reusable design methodology
Electron Prod Des, 2 (39):
[26] Early analysis tools for system-on-a-chip design
Darringer, J.A.
Bergamaschi, R.A.
Bhattacharya, S.
Brand, D.
Herkersdorf, A.
Morrell, J.K.
Nair, I.I.
Sagmeister, P.
Shin, Y.
1600, IBM Corporation (46):
[27] Integrated Balun Design For SiGe System-On-A-Chip
Salnikov, A. S.
Kokolov, A. A.
Schevennan, F. I.
Musenov, R. Yu.
Dobush, I. M.
Babak, L. I.
2016 DYNAMICS OF SYSTEMS, MECHANISMS AND MACHINES (DYNAMICS), 2016,
[28] An IP Wrapper Design for System-on-a-Chip Test
Wang, Danghui
Gao, Deyuan
ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 135 - 138
[29] IP reuse creation for system-on-a-chip design
Bricaud, PJ
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 395 - 401
[30] Short courses in System-on-a-Chip (SoC) design
Kourtev, IS
Hoare, RR
Levitan, SP
Cain, T
Childers, BR
Chiarulli, DM
Landis, D
2003 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2003, : 126 - 127

← 1 2 3 4 5 →