共 50 条
- [3] CAD tools for early timing closure in system-on-a-chip design [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 258 - 265
- [5] Physical Design Methodology for Analog Circuits In A System-On-A-Chip Environment [J]. ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2009, : 73 - 73
- [6] Integration architecture for System-on-a-Chip design [J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 85 - 88
- [7] Design and Evaluation of A System-on-a-Chip Course [J]. 2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
- [8] A platform for system-on-a-chip design prototyping [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 781 - 784
- [9] A design strategy for system-on-a-chip testing [J]. ELECTRONIC PRODUCTS MAGAZINE, 1997, 40 (01): : 57 - 59
- [10] The changing landscape of system-on-a-chip design [J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 83 - 90