共 50 条
- [31] Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 377 - 388
- [32] ARCHITECTURAL FEATURES OF THE I860 - MICROPROCESSOR RISC CORE AND ON-CHIP CACHES PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 385 - 390
- [34] Performance implications of chipset caches in web servers ISPASS: 2003 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2003, : 176 - 185
- [35] Machine Learned Machines: Adaptive Co-optimization of Caches, Cores, and On-chip Network PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 253 - 256
- [36] Exploiting soft redundancy for error-resilient on-chip memory design IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 703 - +
- [38] Safety Aware Place and Route for On-Chip Redundancy in Safety Critical Applications IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 74 - 79
- [39] Improving the Reliability of On-chip L2 Cache Using Redundancy 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 224 - 229