Area, performance, and yield implications of redundancy in on-chip caches

被引：0
|
作者：
Motorola, Inc, Austin, United States [1 ]
机构：
来源：
Proc IEEE Int Conf Comput Des VLSI Comput Process | / 291-292期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
2
引用
收藏
相关论文
共 50 条
  • [31] Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches
    Pekhimenko, Gennady
    Seshadri, Vivek
    Mutlu, Onur
    Kozuch, Michael A.
    Gibbons, Phillip B.
    Mowry, Todd C.
    PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 377 - 388
  • [32] ARCHITECTURAL FEATURES OF THE I860 - MICROPROCESSOR RISC CORE AND ON-CHIP CACHES
    PATEL, P
    DOUGLASS, D
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 385 - 390
  • [33] On the yield of VLSI processors with on-chip CPU cache
    Nikolos, D
    Vergos, HT
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (10) : 1138 - 1144
  • [34] Performance implications of chipset caches in web servers
    Iyer, R
    ISPASS: 2003 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2003, : 176 - 185
  • [35] Machine Learned Machines: Adaptive Co-optimization of Caches, Cores, and On-chip Network
    Jain, Rahul
    Panda, Preeti Ranjan
    Subramoney, Sreenivas
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 253 - 256
  • [36] Exploiting soft redundancy for error-resilient on-chip memory design
    Wang, Shuo
    Wang, Lei
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 703 - +
  • [37] A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches
    Mittal, Sparsh
    Vetter, Jeffrey S.
    Li, Dong
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (06) : 1524 - 1537
  • [38] Safety Aware Place and Route for On-Chip Redundancy in Safety Critical Applications
    Girardey, Romuald
    Huebner, Michael
    Becker, Jurgen
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 74 - 79
  • [39] Improving the Reliability of On-chip L2 Cache Using Redundancy
    Bhattacharya, K.
    Kim, S.
    Ranganathan, N.
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 224 - 229
  • [40] AN AREA MODEL FOR ON-CHIP MEMORIES AND ITS APPLICATION
    MULDER, JM
    QUACH, NT
    FLYNN, MJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) : 98 - 106
12345