NDRO CORE MEMORY SIMULATION USING RADSPICE.

被引：0
|
作者：
Florian, J.R. [1 ]
Hardy, S.P. [1 ]
Retzler, J.P. [1 ]
Bruder, J.F. [1 ]
机构：
[1] Science Applications Int Corp, San, Diego, CA, USA, Science Applications Int Corp, San Diego, CA, USA
来源：
IEEE Transactions on Nuclear Science | 1986年 / NS-33卷 / 06期
关键词：
MAGNETIC CORES - Applications;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Simulation of magnetic memories has been limited by the availability of effective, nonlinear magnetic simulation techniques. Synthesis of an effective, nonlinear magnetics model, its installation in RADSPICE and application to nonvolatile, nondestructive readout (NDRO) magnetic-core memories are described. The model allows simultaneous magnetic and semiconductor circuits simulation in the radiation-inclusive code.
引用
收藏
相关论文
共 50 条
  • [21] GLOBAL TIMING AND RESETTING OF NDRO MEMORY CHIP.
    Faris, S.M.
    IBM technical disclosure bulletin, 1983, 25 (08): : 4188 - 4191
  • [22] EXPERIMENTAL SINGLE FLUX QUANTUM NDRO JOSEPHSON MEMORY CELL
    HENKELS, WH
    GREINER, JH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (05) : 794 - 796
  • [23] INDUCTIVELY COUPLED MEMORY CELL FOR NDRO WITH 2 JOSEPHSON JUNCTIONS
    JUTZI, W
    CRYOGENICS, 1976, 16 (02) : 81 - 88
  • [24] SINGLE-FLUX QUANTUM MEMORY CELL FOR NDRO.
    Jutzi, W.W.
    IBM Technical Disclosure Bulletin, 1974, 17 (03): : 901 - 902
  • [25] ANALYSES OF NDRO PLATED WIRE MEMORY CELL AND PLANE CONFIGURATIONS
    CHOW, WF
    IEEE TRANSACTIONS ON MAGNETICS, 1968, MAG4 (03) : 388 - &
  • [26] Fabrication and properties of MFIS FET for NDRO ferroelectric memory application
    Yan, Lei
    Lin, Yinyin
    Tang, Ting'ao
    Huang, Weining
    Jiang, Guobao
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2002, 23 (03): : 301 - 304
  • [27] NDRO MAGNETIC THIN FILM MEMORY WITH CLOSED FLUX STRUCTURE
    HIGASHIN.I
    TASHIRO, M
    YASUDA, N
    TAKENO, S
    OGAWA, T
    YAMAZAKI, I
    TANAKA, N
    IEEE TRANSACTIONS ON MAGNETICS, 1971, MAG7 (03) : 635 - &
  • [28] 106-BIT NDRO PLATED-WIRE MEMORY
    ISHI, O
    TAKASHIMA, M
    TOSAKA, K
    NAKAMURA, K
    NITTA, M
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1972, 54 (05): : 104 - +
  • [29] 2-JOSEPHSON-JUNCTION INTERFEROMETER MEMORY CELL FOR NDRO
    BEHA, H
    ELECTRONICS LETTERS, 1977, 13 (20) : 596 - 598
  • [30] 106-BIT NDRO PLATED-WIRE MEMORY.
    Ishi, Osamu
    Nitta, Matsuo
    Takashima, Minoru
    Nakamura, Katsuro
    Tosaka, Katsuyuki
    Electronics and Communications in Japan (English translation of Denshi Tsushin Gakkai Zasshi), 1971, 54 (05): : 104 - 112
12345