Visualization tool-set for partitioned-based switching activity estimation of CMOS circuits

被引：0
|
作者：
Wright, R.L. [1 ]
Rover, D.T. [1 ]
Shanblatt, M.A. [1 ]
机构：
[1] Michigan State Univ, East Lansing, United States
来源：
International Journal of Parallel and Distributed Systems and Networks | 1999年 / 2卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
28
引用
收藏
页码：191 / 199
相关论文
共 50 条
  • [21] Minimization of Switching Activity of Graphene Based Circuits
    Das, Subrata
    Fiser, Petr
    Pandit, Soumya
    Das, Debesh Kumar
    [J]. 2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 139 - 144
  • [22] Switching activity evaluation of CMOS digital circuits using logic timing simulation
    Juan-Chico, J
    Bellido, MJ
    Ruiz-de-Clavijo, P
    Baena, C
    Jiménez, CJ
    Valencia, M
    [J]. ELECTRONICS LETTERS, 2001, 37 (09) : 555 - 557
  • [23] A statistical approach to the estimation of delay-dependent switching activities in CMOS combinational circuits
    Lim, YJ
    Son, KI
    Park, HJ
    Soma, M
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 445 - 450
  • [24] Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits
    Lim, YJ
    Soma, M
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (03) : 309 - 319
  • [25] Design and Implementation of a Hybrid SET-CMOS Based Sequential Circuits
    Jana, Anindya
    Halder, Rajatsuvra
    Sing, J. K.
    Sarkar, Subir Kumar
    [J]. JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2012, 4 (02)
  • [26] On the Reliability Estimation of Analog CMOS Circuits Based on Statistical Methods
    Kuntman, Ayten
    Kuntman, Hakan
    [J]. 2019 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO 2019), 2019,
  • [27] Machine Learning Based Power Estimation for CMOS VLSI Circuits
    Govindaraj, V
    Arunadevi, B.
    [J]. APPLIED ARTIFICIAL INTELLIGENCE, 2021, 35 (13) : 1043 - 1055
  • [28] Switching activity estimation of large circuits using multiple Bayesian networks
    Bhanja, S
    Ranganathan, N
    [J]. ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 187 - 192
  • [29] Estimation of switching activity in sequential circuits using dynamic Bayesian networks
    Bhanja, S
    Lingasubramanian, K
    Ranganathan, N
    [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 586 - 591
  • [30] Operation mode based high-level switching activity analysis for power estimation of digital circuits
    Shin, Hyunchul
    Lee, Changhee
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2007, E90B (07) : 1826 - 1834
12345