共 50 条
- [2] An efficient VLSI architecture for two-dimensional discrete wavelet transform [J]. International Journal of High Performance Systems Architecture, 2018, 8 (03): : 179 - 191
- [3] An efficient architecture for two-dimensional inverse discrete wavelet transform [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 312 - 315
- [4] Implementation of Efficient Architecture of Two-Dimensional Discrete Wavelet Transform [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 701 - 702
- [5] Efficient architecture for two-dimensional discrete wavelet transform based on lifting scheme [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 225 - 228
- [6] Efficient parallel architecture for lifting-based two-dimensional discrete wavelet transform [J]. PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 75 - 78
- [7] Memory analysis and architecture for two-dimensional discrete wavelet transform [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 13 - 16