Selecting measurements to test the functional behavior of analog circuits

被引：0
|
作者：
Eindhoven Univ of Technology, Eindhoven, Netherlands [1 ]
机构：
来源：
J Electron Test Theory Appl JETTA | / 1-2卷 / 9-18期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
24
引用
收藏
相关论文
共 50 条
  • [21] ANALOG BEHAVIOR OF DIGITAL INTEGRATED CIRCUITS.
    Glasser, Lance A.
    Proceedings - Design Automation Conference, 1981, : 603 - 612
  • [22] Automated test generation and test point selection for specification test of analog circuits
    Halder, A
    Chatterjee, A
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 401 - 406
  • [23] Analog Integrated Circuits Parameters Online Test System for Accelerated Test
    Huang, Jiaoying
    Cui, Can
    Gao, Cheng
    Lv, Xubo
    PROCEEDINGS OF 2016 11TH INTERNATIONAL CONFERENCE ON RELIABILITY, MAINTAINABILITY AND SAFETY (ICRMS'2016): INTEGRATING BIG DATA, IMPROVING RELIABILITY & SERVING PERSONALIZATION, 2016,
  • [24] Hierarchical test generation for analog circuits using incremental test development
    Voorakaranam, R
    Chatterjee, A
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 296 - 301
  • [25] SELECTING INPUTS TO TEST DIGITAL CIRCUITS ON COMPLEX IC BOARDS
    ALLEN, DP
    LYONS, NP
    ELECTRONICS, 1972, 45 (15): : 88 - &
  • [26] Next Generation Test Generator (NGTG) for analog circuits
    Venetsky, L
    Singer, S
    AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 113 - 120
  • [27] Statistical Modelling of Analog Circuits for Test Metrics Computation
    Beznia, Kamel
    Bounceur, Ahcene
    Mir, Salvador
    Euler, Reinhardt
    2013 8TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2013, : 25 - 29
  • [28] Specification-driven test generation for analog circuits
    Variyam, PN
    Chatterjee, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (10) : 1189 - 1201
  • [29] Specification-driven test design for analog circuits
    Variyam, PN
    Chatterjee, A
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 335 - 340
  • [30] Efficient minimization of test frequencies for linear analog circuits
    Bentobache, Mohand
    Bounceur, Ahcene
    Euler, Reinhardt
    Kieffer, Yann
    Mir, Salvador
    2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
12345