Planarization technology for Josephson integrated circuits.

被引：0
|
作者：
Nagasawa, S. [1 ]
Tsuge, H. [1 ]
Wada, Y. [1 ]
机构：
[1] NEC, Kawasaki, Jpn
来源：
Electron device letters | 1988年 / 9卷 / 08期
关键词：
ETCH-BACK PLANARIZATION TECHNOLOGY - JOSEPHSON IC - MAGNETIC COUPLED GATES - MULTILEVEL LAYER STRUCTURE;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：414 / 416
相关论文
共 50 条
  • [31] LOW CROSSTALK PACKAGING DESIGN FOR JOSEPHSON LOGIC CIRCUITS.
    Aoki, Katsuhiko
    Tazoh, Yasuo
    Yoshikiyo, Haruo
    1984, (MAG-21)
  • [32] DEVELOPING THE NEXT GENERATION OF INTEGRATED CIRCUITS.
    Jay, Paul
    Streater, Rick
    Telesis Ottawa, 1987, 14 (01): : 4 - 13
  • [33] PHOTOLITHOGRAPHIC ETCHING METHOD FOR INTEGRATED CIRCUITS.
    Carr, P.E.
    Enichen, W.A.
    Feng, B.C.
    Fried, L.J.
    IBM Technical Disclosure Bulletin, 1974, 16 (09): : 2863 - 2864
  • [34] Stabilization of Current in Bipolar Integrated Circuits.
    Boehme, Rolf
    Elektronik Munchen, 1988, 37 (05): : 129 - 133
  • [35] FUNDAMENTAL PHYSICAL LIMITATIONS IN INTEGRATED CIRCUITS.
    Wallmark, J.Torkel
    Electronic Engineering (London), 1975, 47 (564): : 52 - 55
  • [36] TECHNOLOGICAL EXPERIMENTS FOR INTEGRATED OPTICAL CIRCUITS.
    Kersten, R.
    Rauscher, W.
    1600, (02):
  • [37] Considerations for the Design of Integrated MIS Circuits.
    Roessler, F.
    Nachrichtentechnik Elektronik, 1975, 25 (03): : 94 - 99
  • [38] AMORPHOUS SILICON LOGIC INTEGRATED CIRCUITS.
    Boehm, M.
    Salamon, S.
    Kiss, Z.
    Applied physics. A, Solids and surfaces, 1988, A45 (01): : 53 - 61
  • [39] PLANAR MULTIPORT MILLIMETER INTEGRATED CIRCUITS.
    Meier, Paul J.
    1977, : 385 - 388
  • [40] LATCHUP PATHS IN BIPOLAR INTEGRATED CIRCUITS.
    Baze, M.P.
    Johnston, A.H.
    IEEE Transactions on Nuclear Science, 1986, NS-33 (06)
12345