Effective cache prefetching on bus-based multiprocessors

被引：0
|
作者：
机构：
来源：
ACM Trans Comput Syst | / 1卷 / 57期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] EFFECTIVE CACHE PREFETCHING ON BUS-BASED MULTIPROCESSORS
    TULLSEN, DM
    EGGERS, SJ
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1995, 13 (01): : 57 - 88
  • [2] Hardware prefetching in bus-based multiprocessors:: pattern characterization and cost-effective hardware
    Garzarán, MJ
    Briz, JL
    Ibáñez, PE
    Viñals, V
    NINTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2001, : 345 - 354
  • [3] A performance evaluation of cache injection in bus-based shared memory multiprocessors
    Milenkovic, A
    Milutinovic, V
    MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (02) : 51 - 61
  • [4] Hierarchical reconfiguration strategy for bus-based multiprocessors
    Pancholy, A.
    Muradali, F.
    Agarwal, V.K.
    Journal of Computer Science and Technology, 1990, 5 (02) : 175 - 186
  • [5] Structure research of bus-based multiprocessors system
    Zhang, Liang
    Guo, Guirong
    Zhuang, Zhaowen
    He, Songhua
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1998, 26 (02): : 99 - 102
  • [6] A Hierarchical Reconfiguration Strategy for Bus-Based Multiprocessors
    Ashish Pancholy
    Fidel Muradali
    Vinod K.Agarwal
    Journal of Computer Science and Technology, 1990, (02) : 175 - 186
  • [7] Cache injection on bus based multiprocessors
    Milenkovic, A
    Milutinovic, V
    SEVENTEENTH IEEE SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, 1998, : 341 - 346
  • [8] Adaptive Prefetching for Shared Cache Based Chip Multiprocessors
    Kandemir, Mahmut
    Zhang, Yuanrui
    Ozturk, Ozcan
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 773 - +
  • [9] 2 TECHNIQUES FOR IMPROVING PERFORMANCE ON BUS-BASED MULTIPROCESSORS
    ANDERSON, C
    BAER, JL
    FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (06) : 537 - 551
  • [10] Reducing the replacement overhead in bus-based COMA multiprocessors
    Dahlgren, F
    Landin, A
    THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 14 - 23
12345