High-level observability for effective high-level ATPG

被引:0
|
作者
Corno, Fulvio [1 ]
Sonza Reorda, Matteo [1 ]
Squillero, Giovanni [1 ]
机构
[1] Politecnico di Torino, Torino, Italy
关键词
Algorithms - Computer hardware description languages - Computer simulation - Computer software - Gates (transistor) - Integrated circuit layout - Observability;
D O I
暂无
中图分类号
学科分类号
摘要
This paper focuses on observability, one of the open issues in High-Level test generation. Three different approximate metrics for taking observability into account during RT-level ATPG are presented. Metrics range from a really naive and optimistic one to more sophisticated analysis. Metrics are evaluated including them into the calculation of the fitness function used in a RT-level ATPG. Advantages and disadvantages are illustrated. Experimental results show how sharp observability metrics are crucial for making effective RT-level ATPG possible: test sequences generated at RT-level outperform commercial gate-level ATPGs on some ITC99 benchmark circuits.
引用
收藏
页码:411 / 416
相关论文
共 50 条
  • [21] HIGH-LEVEL SYNTHESIS
    PAWLAK, A
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 261 - 261
  • [22] IS THERE HIGH-LEVEL CAUSATION?
    Fenton-Glynn, Luke
    ERGO-AN OPEN ACCESS JOURNAL OF PHILOSOPHY, 2017, 4 : 845 - 898
  • [23] HIGH-LEVEL PRAISE
    DEBALL, LM
    BYTE, 1992, 17 (03): : 14 - &
  • [24] High-Level Consumption
    Warburton, Clark
    ANNALS OF THE AMERICAN ACADEMY OF POLITICAL AND SOCIAL SCIENCE, 1935, 180 : 226 - 226
  • [25] Coverage of formal properties based on a high-level fault model and functional ATPG
    Fummi, F
    Pravadelli, G
    Toto, F
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 162 - 167
  • [26] SHiLA: Synthesizing High-Level Assertions for High-Speed Validation of High-Level Designs
    Riazati, Mohammad
    Daneshtalab, Masoud
    Sjodin, Mikael
    Lisper, Bjorn
    2020 23RD INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2020), 2020,
  • [27] Quantifying Observability for In-System Debug of High-Level Synthesis Circuits
    Goeders, Jeffrey
    Wilton, Steven J. E.
    2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
  • [28] Wavefront Threading Enables Effective High-Level Synthesis
    Pelton, Blake
    Sapek, Adam
    Eguro, Ken
    Lo, Daniel
    Forin, Alessandro
    Humphrey, Matt
    Xi, Jinwen
    Cox, David
    Karandikar, Rajas
    Licht, Johannes de Fine
    Babin, Evgeny
    Caulfield, Adrian
    Burger, Doug
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2024, 8 (PLDI):
  • [29] Guided Gate-level ATPG for Sequential Circuits using a High-level Test Generation Approach
    Alizadeh, Bijan
    Fujita, Masahiro
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 420 - 425
  • [30] Effective High-Level Synthesis for High-Performance Graph Processing
    Tang J.
    Zheng L.
    Liao X.
    Jin H.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (03): : 467 - 478