Wafer level chip scale packaging - solder joint reliability

被引：0

作者：

Nguyen, L. ^{[1
,2
,3
,4
]}

Kelkar, N. ^{[1
,5
,6
]}

Kao, T. ^{[1
,5
,6
,7
]}

Prabhu, A. ^{[1
,6
]}

Takiar, H. ^{[1
,8
]}

机构：

[1] National Semiconductor Corporation, M/S 19-100, P.O. Box 58090, Santa Clara, CA 95052-8090, United States

[2] Package Technology Group, National Semiconductor

[3] Strat. Plan. and Development Group

[4] MIT, Hertz Foundation

[5] CSP

[6] University of Maryland (CALCE)

[7] Silicon Light Machines, Sunnyvale, CA, United States

[8] Package Technology Group

来源：

International Journal of Microcircuits and Electronic Packaging | / 21卷 / 04期

关键词：

Finite element method - Linear integrated circuits - Mathematical models - Microprocessor chips - Silicon wafers - Soldered joints - Thermal cycling;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper will discuss the solder joint reliability aspects of a new wafer level Chip Scale Package (CSP) form factor. The CSP requires no leadframe or interposer tooling. It is the same size as the die, and was originally developed for low-pin count analog devices for pitches from 0.8 mm down to 0.5 mm. The package has been demonstrated with eutectic solder bumps on 8-lead devices. The form factor can be extended to higher pin counts of up to 144. Underfilling is not required. Various Design of Experiments (DOEs) were performance to determine the best combination of geometry and process parameters that will yield the best thermal cycling performance. The paper will present highlights of the study, in addition to a description of the solder joint performance.

引用

页码：367 / 373

共 50 条

[31] Solder joint reliability model with modified Darveaux's equations for the micro SMD wafer level-chip scale package family
Zhang, L
Sitaraman, R
Patwardhan, V
Nguyen, L
Kelkar, N
[J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 572 - 577
[32] Double layers wafer level chip scale package (DL-WLCSP) solder joint shape prediction, reliability and parametric study
Hsu, YY
Chiang, KN
[J]. ITHERM 2004, VOL 2, 2004, : 310 - 316
[33] Effects of build-up printed circuit board thickness on the solder joint reliability of a wafer level chip scale package (WLCSP)
Lau, JH
Lee, SWR
[J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2002, 25 (01): : 3 - 14
[34] Effects of build-up printed circuit board thickness on the solder joint reliability of a wafer level chip scale package (WLCSP)
Lau, JH
Lee, SWR
[J]. PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 115 - 126
[35] Reliability Modeling of Lead-Free Solder Joints in Wafer-Level Chip Scale Packages
Zhao, Jie-Hua
Gupta, Vikas
Lohia, Alok
Edwards, Darvin
[J]. JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (01) : 0110051 - 0110056
[36] Fabrication of wafer level chip scale packaging for optoelectronic devices
Jim, K.L.
Faulkner, G.E.
O'Brien, D.C.
Edwards, D.J.
Lau, J.H.
[J]. Proceedings - Electronic Components and Technology Conference, 1999, : 1145 - 1147
[37] Multifunctional Coatings for Wafer-Level Chip Scale Packaging
Stapleton, Russell
zoba, Dave
Brannen, Candice
Hough, Paul
[J]. 2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 69 - +
[38] Prediction of Electromigration Induced Voids and Time to Failure for Solder Joint of a Wafer Level Chip Scale Package
Liu, Yong
Zhang, Yuanxing
Liang, Lihua
[J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 544 - 552
[39] Modeling Correlation for Solder Joint Fatigue Life Estimation in Wafer-Level Chip Scale Packages
Hsieh, Ming-Che
[J]. 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 65 - 68
[40] Fabrication of wafer level chip scale packaging for optoelectronic devices
Kim, KL
Faulkner, GE
O'Brien, DC
Edwards, DJ
Lau, JH
[J]. 49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 1145 - 1147

← 1 2 3 4 5 →