共 50 条
- [1] Effects of microvia build-up layers on the solder joint reliability of a wafer level chip scale package (WLCSP) [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1207 - 1215
- [2] A parametric solder joint reliability model for wafer level-chip scale package [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1323 - 1328
- [3] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (01): : 42 - 50
- [4] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability [J]. TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 33 - 46
- [5] Effects of build-up printed circuit board thickness on the solder joint reliability of a wafer level chip scale package (WLCSP) [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2002, 25 (01): : 3 - 14
- [6] Effects of build-up printed circuit board thickness on the solder joint reliability of a wafer level chip scale package (WLCSP) [J]. PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 115 - 126
- [7] Effect of UBM and BCB Layers on the Thermo-Mechanical Reliability of Wafer Level Chip Scale Package (WLCSP) [J]. IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 361 - 364
- [8] Wafer level chip scale packaging - Solder joint reliability [J]. 1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 868 - 875
- [9] Wafer level chip scale packaging - solder joint reliability [J]. International Journal of Microcircuits and Electronic Packaging, 21 (04): : 367 - 373