Architectural support for fine-grain multithreading on stock processors

被引：0
|
作者：
Kotikalapoodi, S.V. [1 ]
Lee, B. [1 ]
Lu, S.-L. [1 ]
Hurson, A.R. [1 ]
机构：
[1] Oregon State Univ, Corvallis, United States
来源：
Microcomputer Applications | 1996年 / 15卷 / 01期
关键词：
Computer aided design - Computer architecture - Computer networks - Reduced instruction set computing - Sequential switching;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper discusses some issues involved in providing efficient support for fine-grain multithreading and proposes the modifications required on a conventional processor. The design is aimed at reducing the costs associated with context-switching. The hardware modifications are kept to a minimum in order to maintain the functionality of a conventional RISC processor.
引用
收藏
页码：14 / 19
相关论文
共 50 条
  • [1] Evaluation of various node configurations for fine-grain multithreading on stock processors
    Kim, JS
    Ha, SH
    Jhon, CS
    HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS, 1997, : 349 - 354
  • [2] Evaluation of various node configurations for fine-grain multithreading on stock processors
    Seoul Natl Univ, Seoul, Korea, Republic of
    Proc Conf High Perform Comput Inf Superhighway HPC Asia, (349-354):
  • [3] Flexible Architectural Support for Fine-Grain Scheduling
    Sanchez, Daniel
    Yoo, Richard M.
    Kozyrakis, Christos
    ACM SIGPLAN NOTICES, 2010, 45 (03) : 311 - 322
  • [4] Architectural support for exploitation of fine-grain parallelism
    不详
    EXPLOITATION OF FINE-GRAIN PARALLELISM, 1995, 942 : 32 - 37
  • [5] Flexible Architectural Support for Fine-Grain Scheduling
    Sanchez, Daniel
    Yoo, Richard M.
    Kozyrakis, Christos
    ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2010, : 311 - 322
  • [6] A fine-grain multithreading superscalar architecture
    Loikkanen, M
    Bagherzadeh, N
    PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 163 - 168
  • [7] Fine-grain multithreading with minimal compiler support - A cost effective approach to implementing efficient multithreading languages
    Taura, K
    Yonezawa, A
    ACM SIGPLAN NOTICES, 1997, 32 (05) : 320 - 333
  • [8] Datarol: A parallel machine architecture for fine-grain multithreading
    Amamiya, M
    Tomiyasu, H
    Kusakabe, S
    THIRD WORKING CONFERENCE ON MASSIVELY PARALLEL PROGRAMMING MODELS, PROCEEDINGS, 1998, : 151 - 162
  • [9] Datarol: A parallell machine architecture for fine-grain multithreading
    Amamiya, M
    1ST AUSTRIAN-HUNGARIAN WORKSHOP ON DISTRIBUTED AND PARALLEL SYSTEMS, PROCEEDINGS, 1996, 1996 (09): : 3 - 18
  • [10] Anaphase: A Fine-Grain Thread Decomposition Scheme for Speculative Multithreading
    Madriles, C.
    Lopez, P.
    Codina, J. M.
    Gibert, E.
    Latorre, F.
    Martinez, A.
    Martinez, R.
    Gonzalez, A.
    18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 15 - 25
12345