Development of quantum functional devices for multiple-valued logic circuits

被引：0
|
作者：
NEC Corp, Ibaraki, Japan [1 ]
机构：
来源：
Proc Int Symp Mult Valued Logic | / 2-8期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] CURRENT-MODE CMOS MULTIPLE-VALUED LOGIC-CIRCUITS
    CURRENT, KW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) : 95 - 107
  • [32] Logic for static hazard detection of multiple-valued logic circuits with tsum, min, and literals
    Tkagi, N
    Nakashima, K
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 46 - 51
  • [33] Implementation of multiple-valued logic circuit with CMOS multiple-valued output gates
    Sakata, Izumi
    Systems and Computers in Japan, 1989, 20 (02) : 67 - 77
  • [34] Development of InGaAs-based multiple-junction surface tunnel transistors for multiple-valued logic circuits
    Baba, T
    Uemura, T
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 7 - 12
  • [35] A novel multiple-valued logic gate using resonant tunneling devices
    Waho, T
    Chen, KJ
    Yamamoto, M
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (05) : 223 - 225
  • [36] Design technique of neuron MOS binary circuits based on multiple-valued logic
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    Pan Tao Ti Hsueh Pao, 2006, 7 (1316-1320):
  • [37] Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic
    Niemann, Philipp
    Drechslee, Rolf
    2022 IEEE 52ND INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2022), 2022, : 9 - 14
  • [38] Design methodology of multiple-valued logic voltage-mode storage circuits
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Thanailakis, A
    Stouraitis, T
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A125 - A128
  • [39] Computational Neuroscience and Multiple-Valued Logic
    Kawato, Mitsuo
    ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 157 - 160
  • [40] AN ALGEBRA FOR MULTIPLE-VALUED LOGIC SYSTEMS
    DEVGAN, A
    JOURNAL OF THE INSTITUTION OF ELECTRONICS AND TELECOMMUNICATION ENGINEERS, 1994, 40 (2-3): : 85 - 91
12345