Development of quantum functional devices for multiple-valued logic circuits

被引：0
|
作者：
NEC Corp, Ibaraki, Japan [1 ]
机构：
来源：
Proc Int Symp Mult Valued Logic | / 2-8期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] MULTIPLE-VALUED CCD CIRCUITS
    BUTLER, JT
    KERKHOFF, HG
    COMPUTER, 1988, 21 (04) : 58 - 69
  • [22] MULTIPLE-VALUED LOGIC FOR OPTOELECTRONICS
    ABRAHAM, G
    OPTICAL ENGINEERING, 1986, 25 (01) : 3 - 13
  • [23] Multiple-junction surface tunnel transistors for multiple-valued logic circuits
    Baba, T
    Uemura, T
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 41 - 46
  • [24] MULTIPLE-VALUED LOGIC - INTRODUCTION
    BUTLER, JT
    COMPUTER, 1988, 21 (04) : 13 - 15
  • [25] MULTIPLE-VALUED LOGIC - AN IMPLEMENTATION
    DAO, TT
    CAMPBELL, DM
    OPTICAL ENGINEERING, 1986, 25 (01) : 14 - 21
  • [26] FAULT DETECTION FOR MULTIPLE-VALUED LOGIC CIRCUITS WITH FANOUT-FREE
    Pan Zhongliang Dept of Physics South China Normal University Guangzhou
    JournalofElectronics, 2004, (05) : 376 - 383
  • [27] FAULT DETECTION FOR MULTIPLE-VALUED LOGIC CIRCUITS WITH FANOUT-FREE
    Pan Zhongliang (Dept of Physics
    Journal of Electronics(China), 2004, (05) : 376 - 383
  • [28] Quaternary voltage-mode CMOS circuits for multiple-valued logic
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Christoforidis, S
    Thanailakis, A
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 71 - 77
  • [29] Neuron-MOS-Based Dynamic Circuits for Multiple-Valued Logic
    Hang, Guoqiang
    Yang, Yang
    Zhang, Danyan
    Li, Xiaohua
    2014 TENTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2014, : 166 - 170
  • [30] DEVELOPMENT OF MULTIPLE-VALUED LOGIC AS RELATED TO COMPUTER SCIENCE
    EPSTEIN, G
    FRIEDER, G
    RINE, DC
    COMPUTER, 1974, 7 (09) : 20 - 32
12345