Power consumption reduction in systems on chip (SoCs)

被引：0
|
作者：
Piguet, Christian [1 ]
机构：
[1] CSEM, Jaquet-Drotz 1, 2000 Neuchâtel, Switzerland
来源：
Annales des Telecommunications/Annals of Telecommunications | 2004年 / 59卷 / 7-8期
关键词：
D O I：
10.1007/bf03180026
中图分类号：
学科分类号：
摘要：
45
引用
收藏
页码：884 / 902
相关论文
共 50 条
  • [1] Power consumption reduction in Systems on Chip (SoCs)
    Piguet, C
    [J]. ANNALS OF TELECOMMUNICATIONS, 2004, 59 (7-8) : 884 - 902
  • [2] Power consumption reduction in systems on Chip (SoCs)Réduction de la Consommation de Puissance dans les Systèmes sur Puces
    Christian Piguet
    [J]. Annales Des Télécommunications, 2004, 59 (7-8): : 884 - 902
  • [3] Optimization of reliability and power consumption in systems on a chip
    Simunic, T
    Mihic, K
    De Micheli, G
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 237 - 246
  • [4] Manufacturing Test of Systems-on-a-Chip (SoCs)
    Abraham, Jacob A.
    [J]. 2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 272 - 272
  • [5] Understanding the Sources of Power Consumption in Mobile SoCs
    Said, Mostafa
    Chetoui, Sofiane
    Belouchrani, Adel
    Reda, Sherief
    [J]. 2018 NINTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2018,
  • [6] Power consumption reduction in Java']Java embedded systems
    Lo, CTD
    [J]. CCCT 2003, VOL 1, PROCEEDINGS: COMPUTING/INFORMATION SYSTEMS AND TECHNOLOGIES, 2003, : 123 - 128
  • [7] Reduction of Power Consumption for Pipelined DPI Systems on FPGA
    Kim, Hansoo
    Jang, Ju Wook
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2014, 30 (05) : 1395 - 1406
  • [8] Combination of two types of transistors results in reduction of chip size and power consumption
    不详
    [J]. MRS BULLETIN, 1997, 22 (10) : 13 - 13
  • [9] UML2.0 Profiles for Embedded Systems and Systems On a Chip (SOCs)
    Boutekkouk, Fateh
    Benmohammed, Mohammed
    Bilavarn, Sebastien
    Auguin, Michel
    [J]. JOURNAL OF OBJECT TECHNOLOGY, 2009, 8 (01): : 135 - 157
  • [10] The ROM Design with Half Grouping Compression Method for Chip Area and Power Consumption Reduction
    Jung, Ki-Sang
    Kim, Kang-Jik
    Kim, Young-Eun
    Chung, Jin-Gyun
    Pyun, Ki-Hyun
    Lee, Jong-Yeol
    Jeong, Hang-Geun
    Cho, Seong-Ik
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (03) : 352 - 355
12345