New approach for parallel simulation of VLSI circuits on a transistor level

被引:0
|
作者
Technical Univ of Munich, Munich, Germany [1 ]
机构
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [21] A New Approach to the Analysis of Single Event Transients in VLSI Circuits
    M. Sonza Reorda
    M. Violante
    Journal of Electronic Testing, 2004, 20 : 511 - 521
  • [22] FAULT SIMULATION IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (04): : 203 - 212
  • [23] SIMULATION OF DIGITAL VLSI CIRCUITS.
    Dunn, A.
    1983, (03):
  • [24] Parallel Transistor Level Circuit Simulation using Domain Decomposition Methods
    Peng, He
    Cheng, Chung-Kuan
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 397 - 402
  • [25] DELAY OPTIMIZATION OF DIGITAL CMOS VLSI CIRCUITS BY TRANSISTOR REORDERING
    CARLSON, BS
    LEE, SJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (10) : 1183 - 1192
  • [26] NEW APPROACH TO THE DESIGN OF THYRISTOR AND TRANSISTOR SWITCHING-CIRCUITS
    MIKOLAJUK, K
    KROPACZ, WS
    IEE PROCEEDINGS-B ELECTRIC POWER APPLICATIONS, 1987, 134 (02): : 61 - 68
  • [27] A New Approach for Modeling Parametric Faults in Linear Analog VLSI Circuits
    Bhattacharya, Rahul
    Kumar, Subindu
    2015 6TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2015,
  • [28] PARALLEL LOGIC SIMULATION OF VLSI SYSTEMS
    BAILEY, ML
    BRINER, JV
    CHAMBERLAIN, RD
    ACM COMPUTING SURVEYS, 1994, 26 (03) : 255 - 294
  • [29] Crossing Register Transfer Level for VLSI Circuits
    Bhowmik, Biswajit
    Biswas, Santosh
    Deka, Jatindra Kumar
    2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 1608 - 1613
  • [30] HIGH-SPEED PARALLEL CRC CIRCUITS IN VLSI
    PEI, TB
    ZUKOWSKI, C
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1992, 40 (04) : 653 - 657