Processor subsystem interconnect architecture for a large symmetric multiprocessing system

被引：0
|
作者：
Mak, Pak-Kin [1 ]
Strait, Gary E. [1 ]
Blake, Michael A. [1 ]
Kark, Kevin W. [1 ]
Papazova, Vesselina K. [1 ]
Seigler, A.E. [1 ]
Van Huben, Gary A. [1 ]
Wang, Liyong [1 ]
Wellwood, George C. [1 ]
机构：
[1] IBM Systems and Technology Group, 2455 South Road, Poughkeepsie, NY 12601, United States
来源：
IBM Journal of Research and Development | 1600年 / 48卷 / 3-4期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：323 / 337
相关论文
共 50 条
  • [1] Processor subsystem interconnect architecture for a large symmetric multiprocessing system
    Mak, P
    Strait, GE
    Blake, MA
    Kark, KW
    Papazova, VK
    Seigler, AE
    Van Huben, GA
    Wang, L
    Wellwood, GC
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2004, 48 (3-4) : 323 - 337
  • [2] Tightly coupled multiprocessing: The super processor architecture
    Bayer, N
    Ginosar, R
    ENABLING SOCIETY WITH INFORMATION TECHNOLOGY, 2002, : 329 - 339
  • [3] A Scalability Analysis of the Symmetric Multiprocessing Architecture in Multi-Core System
    Yuan Qingbo
    Bao Yungang
    Chen Mingyu
    Sun Ninghui
    NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 231 - 234
  • [4] A parallel CNC system architecture based on Symmetric Multi-processor
    Fu, Hongya
    Li, Cong
    Fu, Yunzhong
    PROCEEDINGS OF 2016 SIXTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2016), 2016, : 634 - 637
  • [5] Multiprocessing　and　Dataflow　Processing　Architecture　of　a　Pixel　Processor　and　Its　VHDL　Simulation　Strategy
    董社勤
    陈爽
    鲁杰峰
    高国安
    Journal of Harbin Institute of Technology, 1996, (04) : 49 - 53
  • [6] Horus: Large-scale symmetric multiprocessing for Opteron systems
    Kota, R
    Oehler, R
    IEEE MICRO, 2005, 25 (02) : 30 - 40
  • [7] ON LIMITATION OF PROCESSOR-MEMORY RECYCLE RATE IN A MULTIPROCESSING SYSTEM
    NELSON, JC
    IEEE SPECTRUM, 1965, 2 (03) : 98 - &
  • [8] Real-time radiometric calculations utilizing SGI symmetric multiprocessing architecture
    Makar, RJ
    OToole, BE
    Rogers, PC
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING II, 1997, 3084 : 260 - 270
  • [9] A MULTIPROCESSING APPROACH TO A LARGE COMPUTER-SYSTEM
    BALDWIN, FR
    GIBSON, WB
    POLAND, CB
    IBM SYSTEMS JOURNAL, 1962, 1 (SEP) : 64 - 76
  • [10] A resource-shared VLIW processor architecture for area-efficient on-chip multiprocessing
    Kobayashi, Kazutoshi
    Aramoto, Masao
    Yuyama, Yoichi
    Higuchi, Akihiko
    Onodera, Hidetoshi
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 619 - 622
12345