Detection of multiple faults using SSFTS in CMOS logic circuits

被引：0

|

作者：

Colorado State Univ, Fort Collins, United States ^{[1
]}

机构：

来源：

Comput Electr Eng | / 4卷 / 271-280期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[1] DETECTION OF MULTIPLE FAULTS USING SSFTS IN CMOS LOGIC-CIRCUITS
TONG, CQ
LU, D
COMPUTERS & ELECTRICAL ENGINEERING, 1995, 21 (04) : 271 - 280
[2] DETECTION OF MULTIPLE INPUT BRIDGING AND STUCK-ON FAULTS IN CMOS LOGIC-CIRCUITS USING CURRENT MONITORING
JHA, NK
TONG, Q
COMPUTERS & ELECTRICAL ENGINEERING, 1990, 16 (03) : 115 - 124
[3] TESTING FOR MULTIPLE FAULTS IN DOMINO-CMOS LOGIC-CIRCUITS
JHA, NK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 109 - 116
[4] ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS
BOURICIUS, WG
HSIEH, EP
PUTZOLU, GR
ROTH, JP
SCHNEIDER, PR
TAN, CJ
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (11) : 1258 - +
[5] ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS
BOURICIU.WG
SCHNEIDE.PR
ROTH, JP
TAN, CJ
HSIEH, EP
PUTZOLU, GR
COMPUTER, 1971, 4 (01) : 39 - &
[6] Logic testing of bridging faults in CMOS integrated circuits
Chess, B
Larrabee, T
IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (03) : 338 - 345
[7] Using Boolean Tests to Improve Detection of Transistor Stuck-open Faults in CMOS Digital Logic Circuits
Lin, Xijiang
Reddy, Sudhakar M.
Rajski, Janusz
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 399 - 404
[8] Synthesis of Multiple Valued Logic Digital Circuits using CMOS Gates
Sooriamala, A. P.
Poovannan, E.
2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN ELECTRICAL, ELECTRONICS, INSTRUMENTATION AND MEDIA TECHNOLOGY (ICIEEIMT), 2017, : 383 - 388
[9] DETECTION OF MULTIPLE FAULTS IN MOS CIRCUITS
FERGUSON, FJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (09) : 1009 - 1014
[10] Reliability of Logic Circuits Under Multiple Simultaneous Faults
Franco, Denis Teixeira
Vasconcelos, Mai Correia
Naviner, Lirida
Naviner, Jean-Francois
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 265 - 268

← 1 2 3 4 5 →