Value of sequential equivalence checking

被引：0

作者：

Kumar, R. ^{[1
]}

Kunz, W. ^{[1
]}

机构：

[1] Verysys Corp

来源：

Electronic Engineering (London) | 1999年 / 71卷 / 869期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[31] Optimal Stateless Model Checking for Reads-From Equivalence under Sequential Consistency
Abdulla, Parosh Aziz
Atig, Mohamed Faouzi
Jonsson, Bengt
Lang, Magnus
Tuan Phong Ngo
Sagonas, Konstantinos
PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2019, 3 (OOPSLA):
[32] Towards a C plus plus -based design methodology facilitating sequential equivalence checking
Georgelin, Philippe
Krishnaswamy, Venkat
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 93 - +
[33] A compositional approach for equivalence checking of sequential circuits with unknown reset state and overlapping partitions
Bischoff, Gabriel P.
Brace, Karl S.
Cabodi, Gianpiero
COMPUTER AIDED SYSTEMS THEORY- EUROCAST 2007, 2007, 4739 : 505 - +
[34] Ensuring Trust of Third-Party Hardware Design with Constrained Sequential Equivalence Checking
Shrestha, Gyanendra
Hsiao, Michael S.
2012 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, 2012, : 7 - 12
[35] 2D decomposition sequential equivalence checking of system level and RTL descriptions
Zhu, Dan
Li, Tun
Guo, Yang
Li, Si-kun
ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 637 - 642
[36] Sequential Equivalence Checking of Hard Instances with Targeted Inductive Invariants and Efficient Filtering Strategies
Nguyen, Huy
Hsiao, Michael S.
2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 1 - 8
[37] Sequential Equivalence Checking Using a Hybrid Boolean-Word Level Decision Diagram
Alizadeh, Bijan
Fujita, Masahiro
ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 697 - +
[38] Sequential equivalence checking based on K-th invariants and circuit SAT solving
Lu, F
Cheng, KT
HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 45 - 51
[39] A Translation Validation Framework for Symbolic Value Propagation Based Equivalence Checking of FSMDAs
Banerjee, Kunal
Mandal, Chittaranjan
Sarkar, Dipankar
2015 IEEE 15TH INTERNATIONAL WORKING CONFERENCE ON SOURCE CODE ANALYSIS AND MANIPULATION (SCAM), 2015, : 247 - 252
[40] A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques
Banerjee, Kunal
Karfa, Chandan
Sarkar, Dipankar
Mandal, Chittaranjan
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 67 - 71

← 1 2 3 4 5 →