A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques

被引:8
|
作者
Banerjee, Kunal [1 ]
Karfa, Chandan [2 ]
Sarkar, Dipankar [1 ]
Mandal, Chittaranjan [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
[2] Synopsys India Pvt Ltd, Bangalore 560016, Karnataka, India
关键词
code motion validation; equivalence checking; value propagation; finite state machines with datapath;
D O I
10.1109/ISED.2012.28
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel value propagation based equivalence checking method of finite state machines with datapath (FSMDs) is presented here for validation of code motion transformations commonly applied during scheduling phase of high-level synthesis. Unlike many other reported techniques, our method is able to handle code motions across loop bodies. This is accomplished by repeated propagation of the mismatched values to subsequent paths until the values match or the final path segments are traversed without finding a match. Checking loop invariance of the values being propagated beyond the loops has been underlined to play an important role. The proposed method is capable of handling control structure modification as well. The method has been implemented and satisfactorily tested for some benchmark examples.
引用
收藏
页码:67 / 71
页数:5
相关论文
共 50 条
  • [1] Verification of Code Motion Techniques Using Value Propagation
    Banerjee, Kunal
    Karfa, Chandan
    Sarkar, Dipankar
    Mandal, Chittaranjan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (08) : 1180 - 1193
  • [2] Data-flow Driven Equivalence Checking for Verification of Code Motion Techniques
    Karfa, Chandan
    Sarkar, Dipankar
    Mandal, Chittaranjan
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 428 - 433
  • [3] Formal Verification of Code Motion Techniques Using Data-Flow-Driven Equivalence Checking
    Karfa, Chandan
    Mandal, Chittaranjan
    Sarkar, Dipankar
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (03)
  • [4] Verification of source code transformations by program equivalence checking
    Shashidhar, KC
    Bruynooghe, M
    Catthoor, F
    Janssens, G
    COMPILER CONSTRUCTION, PROCEEDINGS, 2005, 3443 : 221 - 236
  • [5] A Translation Validation Framework for Symbolic Value Propagation Based Equivalence Checking of FSMDAs
    Banerjee, Kunal
    Mandal, Chittaranjan
    Sarkar, Dipankar
    2015 IEEE 15TH INTERNATIONAL WORKING CONFERENCE ON SOURCE CODE ANALYSIS AND MANIPULATION (SCAM), 2015, : 247 - 252
  • [6] Functional equivalence checking for verification of algebraic transformations on array-intensive source code
    Shashidhar, KC
    Bruynooghe, M
    Catthoor, F
    Janssens, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1310 - 1315
  • [7] From Bounded Checking to Verification of Equivalence via Symbolic Up-to Techniques
    Koutavas, Vasileios
    Lin, Yu-Yang
    Tzevelekos, Nikos
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, TACAS 2022, PT II, 2022, 13244 : 178 - 195
  • [8] Equivalence checking with rule-based equivalence propagation and high-level synthesis
    Nishihara, Tasuku
    Matsumoto, Takeshi
    Fujita, Masahiro
    HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 162 - +
  • [9] SAT-Based Fault Equivalence Checking in Functional Safety Verification
    Ai Quoc Dao
    Lin, Mark Po-Hung
    Mishchenko, Alan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (12) : 3198 - 3205
  • [10] An equivalence-checking method for scheduling verification in high-level synthesis
    Karfa, Chandan
    Sarkar, Dipankar
    Mandal, Chittaranjan
    Kumar, Pramod
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (03) : 556 - 569