共 50 条
- [21] Novel dual damascene platterning technology for ultra LOW-K dielectrics PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 192 - 194
- [22] Trench etch processes for dual damascene patterning of low-k dielectrics JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2001, 19 (04): : 1388 - 1391
- [23] Length effects on the reliability of dual-damascene Cu interconnects SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 645 - 650
- [24] Low-k dielectrics characterization for Damascene integration PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 146 - 148
- [25] Cryokinetic cleaning on Cu/low-k dual damascene structures CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 258 - 265
- [26] Deep-ultraviolet resist contamination for copper/low-k dual-damascene patterning JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (03): : 1052 - 1059
- [27] Highly reliable Cu/low-k dual-damascene interconnect technology with hybrid (PAE/SiOC) dielectrics for 65nm-node high performance eDRAM PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 9 - 11
- [29] High performance ultra low-k (k=2.0/keff=2.4) hybrid Dielectrics/Cu dual-damascene interconnects with selective barrier layer for 32 nm-node ADVANCED METALLIZATION CONFERENCE 2006 (AMC 2006), 2007, : 263 - 268