Pipelined memory shared buffer for VLSI switches

被引：0
|
作者：
Katevenis, Manolis
Vatsolaki, Panagiota
Efthymiou, Aristides
机构：
来源：
Computer Communications Review | 1995年 / 25卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A pipelined memory management algorithm for distributed shared memory switches
    Li, XK
    Elhanany, I
    ICC 2005: IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, 2005, : 1507 - 1511
  • [2] VLSI design of a priority arbitrator for shared buffer ATM switches
    Lin, YS
    Yang, SC
    Fang, SJ
    Shung, CB
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2785 - 2788
  • [3] Harmonic buffer management policy for shared memory switches
    Kesselman, A
    Mansour, Y
    THEORETICAL COMPUTER SCIENCE, 2004, 324 (2-3) : 161 - 182
  • [4] Harmonic buffer management policy for shared memory switches
    Kesselman, A
    Mansour, Y
    IEEE INFOCOM 2002: THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2002, : 1615 - 1622
  • [5] Competitive Buffer Management for Shared-Memory Switches
    Aiello, William
    Kesselman, Alex
    Mansour, Yishay
    ACM TRANSACTIONS ON ALGORITHMS, 2008, 5 (01)
  • [6] Learning Buffer Management Policies for Shared Memory Switches
    Wang, Mowei
    Huang, Sijiang
    Cui, Yong
    Wang, Wendong
    Liu, Zhenhua
    IEEE CONFERENCE ON COMPUTER COMMUNICATIONS (IEEE INFOCOM 2022), 2022, : 730 - 739
  • [7] Analysis of a Shared-Private Buffer Management Scheme for Shared Memory Switches
    Zheng, Ling
    Qiu, Zhiliang
    Pan, Weitao
    Gao, Ya
    Zhang, Junxiang
    Zhang, Dong
    2018 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (IEEE CITS 2018), 2018, : 11 - 15
  • [8] A new buffer management scheme for hierarchical shared memory switches
    Choudhury, AK
    Hahne, EL
    IEEE-ACM TRANSACTIONS ON NETWORKING, 1997, 5 (05) : 728 - 738
  • [9] Traffic-Aware Buffer Management in Shared Memory Switches
    Huang, Sijiang
    Wang, Mowei
    Cui, Yong
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2022, 30 (06) : 2559 - 2573
  • [10] CLR in multicast ATM switches with shared memory and buffer management
    Xiong, YJ
    Kanginakudru, J
    GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, 1999, : 1391 - 1395
12345