A new buffer management scheme for hierarchical shared memory switches

被引:16
|
作者
Choudhury, AK
Hahne, EL
机构
[1] Bell Laboratories, Lucent Technologies, Holmdel
关键词
asynchronous transfer mode; backpressure; buffer memories; hierarchical switch; losses; memory management; priorities; pushout; queuing analysis; shared memory system;
D O I
10.1109/90.649572
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We study a multistage hierarchical asynchronous transfer mode (ATM) switch in which each switching element has its own local cell buffer memory that is shared among all its output ports. We propose a novel buffer management technique called Delayed Pushout that combines a pushout mechanism (for sharing memory efficiently among queues within the same switching element) and a backpressure mechanism (for sharing memory across switch stages). The backpressure component has a threshold to restrict the amount of sharing between stages. A synergy emerges when pushout, backpressure, and this threshold are all employed together. Using a computer simulation of the switch under symmetric but bursty traffic, we study Delayed Pushout as well as several simpler pushout and backpressure schemes under a wide range of loads. At every load level, we find that the Delayed Pushout scheme has a lower cell loss rate than its competitors. Finally, we show how Delayed Pushout can be extended to share buffer space between traffic classes with different space priorities.
引用
收藏
页码:728 / 738
页数:11
相关论文
共 50 条
  • [1] Analysis of a Shared-Private Buffer Management Scheme for Shared Memory Switches
    Zheng, Ling
    Qiu, Zhiliang
    Pan, Weitao
    Gao, Ya
    Zhang, Junxiang
    Zhang, Dong
    [J]. 2018 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (IEEE CITS 2018), 2018, : 11 - 15
  • [2] Design of a shared buffer management scheme for ATM switches
    Lin, CS
    Liu, BD
    Tang, YC
    [J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 261 - 264
  • [3] Competitive Buffer Management for Shared-Memory Switches
    Aiello, William
    Kesselman, Alex
    Mansour, Yishay
    [J]. ACM TRANSACTIONS ON ALGORITHMS, 2008, 5 (01)
  • [4] Harmonic buffer management policy for shared memory switches
    Kesselman, A
    Mansour, Y
    [J]. IEEE INFOCOM 2002: THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2002, : 1615 - 1622
  • [5] Harmonic buffer management policy for shared memory switches
    Kesselman, A
    Mansour, Y
    [J]. THEORETICAL COMPUTER SCIENCE, 2004, 324 (2-3) : 161 - 182
  • [6] Learning Buffer Management Policies for Shared Memory Switches
    Wang, Mowei
    Huang, Sijiang
    Cui, Yong
    Wang, Wendong
    Liu, Zhenhua
    [J]. IEEE CONFERENCE ON COMPUTER COMMUNICATIONS (IEEE INFOCOM 2022), 2022, : 730 - 739
  • [7] CLR in multicast ATM switches with shared memory and buffer management
    Xiong, YJ
    Kanginakudru, J
    [J]. GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, 1999, : 1391 - 1395
  • [8] Traffic-Aware Buffer Management in Shared Memory Switches
    Huang, Sijiang
    Wang, Mowei
    Cui, Yong
    [J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 2022, 30 (06) : 2559 - 2573
  • [9] Traffic-aware Buffer Management in Shared Memory Switches
    Huang, Sijiang
    Wang, Mowei
    Cui, Yong
    [J]. IEEE CONFERENCE ON COMPUTER COMMUNICATIONS (IEEE INFOCOM 2021), 2021,
  • [10] Partial sharing and partial partitioning buffer management scheme for shared buffer packet switches
    Chu, YS
    Yang, RB
    Wu, CS
    Liang, MC
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2002, E85B (01) : 79 - 88