LOW POWER CMOS PROVIDES IMPROVED PERFORMANCE OF OP AMPS, REGULATORS AND TIMERS.

被引：0
|
作者：
Zis, Jerry
机构：
来源：
Conference Record - Electro | 1981年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
It is shown that CMOS combined with new circuit design techniques provide circuit functional elements which not only perform at greatly reduced power consumption, but more importantly with significantly improved overall performance.
引用
收藏
相关论文
共 50 条
  • [41] A low-voltage low-power CMOS op-amp with rail-to-rail input/output
    Lin, CH
    Ismail, M
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1193 - 1196
  • [42] RAIL-TO-RAIL CONSTANT-G(M) INPUT STAGE AND CLASS AB OUTPUT STAGE FOR LOW-VOLTAGE CMOS OP AMPS
    BOTMA, JH
    WIEGERINK, RJ
    GIERKINK, SLJ
    WASSENAAR, RF
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1994, 6 (02) : 121 - 133
  • [43] Low Power and High Performance Arithmetic Circuits in Feedthrough CMOS Logic Family for Low Power Applications
    Navarro-Botello, Victor
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 300 - 307
  • [44] A High-Gain, Low-Power CMOS Op Amp Using Composite Cascode Stages
    Comer, David J.
    Comer, Donald T.
    Singh, Rishi Pratap
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 600 - 603
  • [45] Low-voltage low-power improved linearity CMOS active resistor circuits
    Anca Manolescu
    Cosmin Popa
    Analog Integrated Circuits and Signal Processing, 2010, 62 : 373 - 387
  • [46] Improved Linearity CMOS Differential Amplifier with Low-Voltage Low-Power Operation
    Popa, Cosmin Radu
    2022 6TH EUROPEAN CONFERENCE ON ELECTRICAL ENGINEERING & COMPUTER SCIENCE, ELECS, 2022, : 75 - 78
  • [47] Low-voltage low-power improved linearity CMOS active resistor circuits
    Manolescu, Anca
    Popa, Cosmin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 62 (03) : 373 - 387
  • [48] An 1V rail-rail low-power CMOS op-amp
    Chen, DT
    Lin, HC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 309 - 312
  • [49] Improved Poly Gate Engineering for 65 nm Low Power CMOS Technology
    Hu, Chan-Yuan
    Chen, Jone F.
    Chen, Shih-Chih
    Chang, Shoou-Jinn
    Lee, Chih-Ping
    Lee, T. H.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (01) : H38 - H43
  • [50] Carrier-transport-enhanced channel CMOS for improved power consumption and performance
    Takagi, Shinichi
    Irisawa, Toshifurni
    Tezuka, Tsutomu
    Numata, Toshinori
    Nakaharai, Shu
    Hirashita, Norio
    Moriyama, Yoshihiko
    Usuda, Koji
    Toyoda, Eiji
    Dissanayake, Sanjeewa
    Shichijo, Masato
    Nakane, Ryosho
    Sugahara, Satoshi
    Takenaka, Mitsuru
    Sugiyama, Naoharu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 21 - 39
12345