Combined temporal partitioning and scheduling for reconfigurable architectures

被引：0
|
作者：
Pandey, Awartika
Vemuri, Ranga
机构：
来源：
Proceedings of SPIE - The International Society for Optical Engineering | / 3844卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：93 / 103
相关论文
共 50 条
  • [41] Temporal partitioning for partially-reconfigurable-field-programmable gate
    Spillane, J
    Owen, H
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 37 - 42
  • [42] Temporal partitioning of data flow graph for dynamically reconfigurable architecture
    Ouni, Bouraoui
    Ayadi, Ramzi
    Mtibaa, Abdellatif
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (08) : 790 - 798
  • [43] Temporal partitioning data flow graphs for dynamically reconfigurable computing
    Jiang, Yung-Chuan
    Wang, Jhing-Fa
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (12) : 1351 - 1361
  • [44] An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures
    Ouaiss, I
    Govindarajan, S
    Srinivasan, V
    Kaul, M
    Vemuri, R
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 31 - 36
  • [45] Task scheduling of control-data flow graphs for reconfigurable architectures
    Sudarsanam, A
    Aravind, D
    Panchanathan, S
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 225 - 231
  • [46] Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory-Based Architectures
    Chakraborty, Prasenjit
    Panda, Preeti Ranjan
    Sen, Sandeep
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 22 (01)
  • [47] An Elastic Task Scheduling Scheme on Coarse-Grained Reconfigurable Architectures
    Chen, Longlong
    Zhu, Jianfeng
    Deng, Yangdong
    Li, Zhaoshi
    Chen, Jian
    Jiang, Xiaowei
    Yin, Shouyi
    Wei, Shaojun
    Liu, Leibo
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (12) : 3066 - 3080
  • [48] Pipeline scheduling for array based reconfigurable architectures considering interconnect delays
    Gao, SH
    Seto, K
    Komatsu, S
    Fujita, M
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 137 - 144
  • [49] Scheduling methodology for conditional execution of kernels onto multicontext reconfigurable architectures
    Rivera, F.
    Sanchez-Elez, M.
    Hermida, R.
    Bagherzadeh, N.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (03): : 199 - 213
  • [50] A graph-coloring approach to the allocation and tasks scheduling for reconfigurable architectures
    Giorgetta, Marco
    Santambrogio, Marco
    Sciuto, Donatella
    Spoletini, Paola
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 24 - +
12345